Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - battery management Battery protection, Charge indicator Li-Ion, Li-Po TSSOP 24 Surface

bq3060

www.ti.com

SLUS928A –MARCH 2009–REVISED NOVEMBER 2009

SBS 1.1-COMPLIANT GAS GAUGE and PROTECTION with CEDV

Check for Samples: bq3060

FEATURES

• Advanced CEDV (Compensated APPLICATIONS

End-of-Discharge Voltage) Gauging

• Netbook/Notebook PCs

• Fully Integrated 2, 3, and 4 Series Li-Ion or

• Medical and Test Equipment

Li-Polymer Cell Battery Pack Manager

• Portable Instruments

• 8-Bit RISC CPU With Ultra-Low Power Modes

DESCRIPTION

• Full Array of Programmable Protection

Features

The Texas Instruments bq3060 Battery Manager is a

fully integrated, single-chip, pack-based solution that

– Voltage, Current, and Temperature

provides a rich array of features for gas gauging,

• SHA-1 Authentication

protection, and authentication for 2, 3, or 4 series cell

• Flexible Memory Architecture With Integrated

Li-Ion battery packs. With a footprint of merely

Flash Memory

7.8mmx6.4mm in a compact 24-pin TSSOP package,

the bq3060 maximizes functionality and safety while

• Supports Two-Wire SMBus v1.1 Interface With

dramatically cutting the solution cost and size for

High-speed 400kHz Programming Option

smart batteries.

• P-CH High Side Protection FET Drive

Using its integrated high-performance analog

• Low Power Consumption Sleep Mode: < 69 μA

peripherals, the bq3060 measures and maintains an

• High-Accuracy Analog Front End With Two

accurate record of available capacity, voltage,

Independent ADCs

current, temperature, and other critical parameters in

Li-Ion or Li-Polymer batteries, and reports the

– High-Resolution, 15~22-bit Integrator for

information to the system host controller over an

Coulomb Counting

SMBus 1.1 compatible interface.

– 16-Bit Delta-Sigma ADC With a 16-Channel

Multiplexer for Voltage, Current, and

The bq3060 provides software-1st level and 2nd level

safety protection on overvoltage, undervoltage,

Temperature

overtemperature, and overcharge, as well as

• Ultra Compact Package: 24-Pin TSSOP PW

hardware-overcurrent in discharge, short circuit in

charge and discharge protection.

Table 1. ORDERING INFORMATION

AVAILABLE OPTIONS PACKAGE TSSOP

(PW)

Standard bq3060PW

(1)

(1) The bq3060 can be ordered in tape and reel by adding the suffix R to the orderable part number, i.e.,

bq3060PWR.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (18 pages)

PAGE 1
bq3060 www.ti.com SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 SBS 1.
PAGE 2
bq3060 SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. SYSTEM PARTITIONING DIAGRAM Pack + FUSE SMBD Fuse Blow & Detection Logic SMBD SMBC SMBC ZVCHG CHG DSG PACK BAT RBI Pre Charge FET Drive Oscillator P-Channel FET Drive Power Mode Control VSS SMB 1.
PAGE 3
bq3060 www.ti.com SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) MIN Supply voltage BAT VSTARTUP Start up voltage at PACK Vshutdown VPACK or VBAT, whichever is higher VIN Input voltage range 25 3.8 3 Operating temperature 5.5 V 3.3 V V VVC3 VVC3+5 VC3 VVC4 VVC4+5 VC4 VSRP VSRP+5 5 25 –0.
PAGE 4
bq3060 SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 www.ti.com PIN DETAILS TSSOP (PW) (TOP VIEW) BAT DSG VC1 VC2 VC3 VC4 SRP SRN TS1 TS2 NC NC 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 PACK CHG ZVCHG FUSE REG27 VSS RBI PRES SMBC NC SMBD NC Table 2. Pin Functions PIN NAME NO.
PAGE 5
bq3060 www.ti.com SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 ELECTRICAL SPECIFICATIONS GENERAL PURPOSE I/O Typical values stated where TA = 25°C and VBAT=VPACK= 14.4V, Min/Max values stated where TA = –40°C to 85°C and VBAT=VPACK= 3.8V to 25V (unless otherwise noted) PARAMETER TEST CONDITION MIN 2 VIH High-level input voltage /PRES, SMBD, SMBC, TS1, TS2 VIL Low-level input voltage /PRES, SMBD, SMBC, TS1, TS2 VOH Output voltage high /PRES, SMBD, SMBC, TS1, TS2, IL = –0.
PAGE 6
bq3060 SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 www.ti.com INTERNAL LDO PARAMETER TEST CONDITIONS VREG Regulator output voltage IREG27 = 10 mA TA = –40°C to 85°C ΔV(REGTEMP) Regulator output change with temperature IREG = 10 mA TA = –40°C to 85°C ΔV(REGLINE) Line regulation IREG = 10 mA ΔV(REGLOAD) Load regulation IREG = 0.2 to 10 mA I(REGMAX) Current limit MIN TYP MAX UNIT 2.5 2.7 2.75 V ±0.
PAGE 7
bq3060 www.ti.com SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 EXTERNAL CELL BALANCE DRIVE PARAMETER TEST CONDITIONS MIN Cell balance ON for VC1, VCi-VCi+1 = 4V, where i = 1~4 RBAL_drive TYP MAX UNIT 5.7 Internal pull-down Cell balance ON for VC2, VCi-VCi+1 = 4V, where = i = 1~4 resistance for external Cell balance ON for VC3, VCi-VCi+1 = 4V, where = i = 1~4 cell balance Cell balance ON for VC4, VCi-VCi+1 = 4V, where = i = 1~4 3.7 kΩ 1.75 0.
PAGE 8
bq3060 SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 www.ti.com FLASH PARAMETER (1) TEST CONDITIONS MIN Data retention Flash programming write-cycles t(ROWPROG) Row programming time t(MASSERASE) t(PAGEERASE) ICC(PROG) Flash-write supply current ICC(ERASE) Flash-erase supply current (1) TYP MAX 10 UNIT Years 20k Cycles 2 ms Mass-erase time 250 ms Page-erase time 25 ms 4 6 mA TA = –40°C to 0°C 8 22 TA = 0°C to 85°C 3 15 mA Specified by design.
PAGE 9
bq3060 www.ti.com SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 CURRENT PROTECTION TIMING PARAMETER TEST CONDITIONS t(OCDD) Overcurrent in discharge delay t(OCDD_STEP) OCDD step options MIN TYP 1 MAX 31 2 t(SCDD) Short circuit in discharge delay t(SCDD_STEP) SCDD step options t(SCCD) Short circuit in charge delay t(SCCD_STEP) SCCD step options 0 915 AFE.STATE_CNTL[SCDDx2] = 1 0 1830 61 AFE.
PAGE 10
bq3060 SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 www.ti.com SMBus PARAMETER TEST CONDITIONS MIN TYP UNIT 100 kHz SMBus operating frequency Slave mode, SMBC 50% duty cycle fMAS SMBus master clock frequency Master mode, no clock low slave extend tBUF Bus free time between start and stop 4.7 μs tHD:STA Hold time after (repeated) start 4.0 μs tSU:STA Repeated start setup time 4.7 μs tSU:STO Stop setup time 4.
PAGE 11
bq3060 www.ti.com SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 SMBus XL PARAMETER fSMBXL SMBus XL operating frequency tBUF Bus free time between start and stop tHD:STA Hold time after (repeated) start tSU:STA Repeated start setup time tSU:STO Stop setup time tTIMEOUT Error signal/detect tLOW Clock low period tHIGH Clock high period (1) (2) TEST CONDITIONS Slave mode MIN 40 TYP MAX UNIT 400 kHz 4.7 μs 4 μs 4.
PAGE 12
bq3060 SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 www.ti.com FEATURE SET Primary (1st Level) Safety Features The bq3060 supports a wide range of battery and system protection features that can easily be configured.
PAGE 13
bq3060 www.ti.com SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 Lifetime Data Logging Features The bq3060 offers limited lifetime data logging for the following critical battery parameters for analysis purposes: • Lifetime maximum temperature • Lifetime minimum temperature • Lifetime maximum battery cell voltage • Lifetime minimum battery cell voltage Authentication The bq3060 supports authentication by the host using SHA-1.
PAGE 14
bq3060 SLUS928A – MARCH 2009 – REVISED NOVEMBER 2009 www.ti.com Voltage The bq3060 updates the individual series cell voltages at one second intervals. The internal ADC of the bq3060 measures the voltage, scales, and offsets, and calibrates it appropriately. To ensure an accurate differential voltage sensing, the IC ground should be connected directly to the most negative terminal of the battery stack, not to the positive side of the sense resistor. This minimizes the voltage drop across the PCB trace.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.
PAGE 16
PAGE 17
PAGE 18
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.