Datasheet

bq28400
SLUSA61A –OCTOBER 2010–REVISED DECEMBER 2010 www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
Typical values stated where T
A
= 25ºC and V
BAT
= V
PACK
= 7.2 V, Min/Max values stated where T
A
= –20ºC to 85ºC and V
BAT
= V
PACK
= 3.8 V to 18.75 V over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITION
(1)
MIN TYP MAX UNIT
Internal Temperature Sensor
T
INT
Temperature sensor accuracy ±3% °C
Thermistor Measurement Support
R
ERR
Internal resistor drift ±230 PPM/°C
R Internal resistor 18 20 kΩ
Internal Thermal Shutdown
T
MAX
Maximum REG27 temperature
(6)
125 175
°C
T
RECOVER
Recovery hysteresis temperature
(6)
10
Current Protection Thresholds
V
(OCD)
OCD detection threshold voltage range, typical 50 200 mV
ΔV
(OCDT)
OCD detection threshold voltage program step 10 mV
V
(SCCT)
SCC detection threshold voltage range, typical –100 –300 mV
ΔV
(SCCT)
SCC detection threshold voltage program step –50 mV
V
(SCDT)
SCD detection threshold voltage range, typical 100 450 mV
ΔV
(SCDT)
SCD detection threshold voltage program step 50 mV
V
(OFFSET)
SCD, SCC, and OCD offset –10 10 mV
V
(Scale_Err)
SCD, SCC, and OCD scale error –10% 10%
Current Protection Timing
t
(OCDD)
Overcurrent in discharge delay 1 31 ms
t
(OCDD_STEP)
OCDD Step options 2 ms
t
(SCDD)
Short circuit in discharge delay 0 1830 µs
t
(SCDD_STEP)
SCDD Step options 122 µs
t
(SCCD)
Short circuit in charge delay 0 915 µs
t
(SCCD_STEP)
SCCD Step options 61 µs
Current fault detect V
SRP-SRN
= V
THRESH
+ 12.5 mV,
t
(DETECT)
35 160 µs
time T
A
= –20˚C to 85˚C
Overcurrent and short
t
ACC
circuit delay time Accuracy of typical delay time with no WDI input –50% 50%
accuracy
P-CH FET Drive
V
O(FETONDSG)
= V
(BAT)
– V
(DSG)
,
R
GS
= 1 MΩ, T
A
= –20 to 110°C, 6 6.5 BAT V
Output voltage,
BAT = 7.2 V
(7)
V
O(FETON)
charge and discharge
V
O(FETONCHG)
= V
(PACK)
– V
(CHG)
,
FETs on
R
GS
= 1 MΩ, T
A
= –20 to 110°C, 6 6.5 PACK V
PACK = 7.2 V
(7)
V
O(FETOFFDSG)
= V
(BAT)
– V
(DSG)
,
0.2 V
Output voltage,
T
A
= –20°C to 110°C, BAT = 7.2 V
V
O(FETOFF)
charge and discharge
V
O(FETOFFCHG)
= V
(PACK)
– V
(CHG)
,
FETs off
0.2 V
T
A
= –20°C to 110°C, PACK = 7.2 V
VDSG: 10% to
40 200
90%
t
r
Rise time C
L
= 4700 pF
VCHG: 10% to
40 200
90%
µs
VDSG : 90% to
40 200
10%
t
f
Fall time C
L
= 4700 pF
VCHG: 90% to
40 200
10%
(6) Specified by design. Not production tested.
(7) For a V
BAT
or V
PACK
input range of 3.8 V to 18.75 V, MIN V
O(FETON)
voltage is 9 V or V
(BAT)
– 1 V, whichever is less.
8 Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): bq28400