Datasheet
SLUS491 – JULY 2001
11
www.ti.com
APPLICATION INFORMATION
bq26231 command and status registers
The bq26231 command and status registers are listed and described in Table 4.
command (CMDR)
The write-only command register is accessed when the bq26231 has received eight contiguous valid command
bits. The command register contains two fields:
D W/R
D Command address
The W/R
bit of the command register is used to select whether the received command is for a read or a write
function. The W/R
values are:
CDMR BITS
7 6 5 4 3 2 1 0
W/R – – – – – – –
where W/R is
0 The bq26231 outputs the requested register contents specified by the address portion of the CMDR.
1 The following eight bits should be written to the register specified by the address portion of the CMDR.
Table 4. bq26231 Command and Status Registers
Symbol Register Name
HDQ
Address
(hex)
Read/
Write
Bit 7
(MSB)
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1
Bit0
(LSB)
CMDR Command register – Write W/R AD6 AD5 AD4 AD3 AD2 AD1 AD0
DCRH
Discharge count
register high byte
7F Read DCRH7 DCRH6 DCRH5 DCRH4 DCRH3 DCRH2 DCRH1 DCRH0
DCRL
Discharge count
register low byte
7E Read DCRL7 DCRL6 DCRL5 DCRL4 DCRL3 DCRL2 DCRL1 DCRL0
CCRH
Charge count
register high byte
7D Read CCRH7 CCRH6 CCRH5 CCRH4 CCRH3 CCRH2 CCRH1 CCRH0
CCRL
Charge count
register low byte
7C Read CCRL7 CCRL6 CCRL5 CCRL4 CCRL3 CCRL2 CCRL1 CCRL0
SCRH
Self-discharge count
register high byte
7B Read SCRH7 SCRH6 SCRH5 SCRH4 SCRH3 SCRH2 SCRH1 SCRH0
SCRL
Self-discharge count
register low byte
7A Read SCRL7 SCRL6 SCRL5 SCRL4 SCRL3 SCRL2 SCRL1 SCRL0
DTCH
Discharge time
count high byte
79 Read DTCH7 DTCH6 DTCH5 DTCH4 DTCH3 DTCH2 DTCH1 DTCH0
DTCL
Discharge time
count low byte
78 Read DTCL7 DTCL6 DTCL5 DTCL4 DTCL3 DTCL2 DTCL1 DTCL0
CTCH
Charge time count
high byte
77 Read CTCH7 CTCH6 CTCH5 CTCH4 CTCH3 CTCH2 CTCH1 CTCH0
CTCL
Charge time count
low byte
76 Read CTCL7 CTCL6 CTCL5 CTCL4 CTCL3 CTCL2 CTCL1 CTCL0
MODE/
WOE
Mode/WOE register 75
Read/
Write
OVERDQ CAL STC STD WOE3 WOE2 WOE1 0
TMP/
CLR
Temperature/clear
register
74
Read/
Write
TMP2 TMP1 TMP0 CTC DTC SCR CCR DCR
OFR Offset register 73
Read/
Write
OFR7 OFR6 OFR5 OFR4 OFR3 OFR2 OFR1 OFR0