Datasheet

IN
SW
+
+
BOOT
DRV
SYS
BAT
V
MINSYS
BGATE
/CHG
+
/CE
+
+
VDRV
TS
TS COLD
TS HOT
TS WARM
TS COOL
1C/
0.5C
DISABLE
V
SYSREG
Comparator
+
PMID
DC-DC CONVERTER PWM LOGIC,
COMPENSATION AND BATTERY
FET CONTROL
4.2V/ 4.06V
5.2V
Reference
V
BATSHRT
+
V
BATSC
Comparator
V
BAT
Termination
Comparator
CHARGE
CONTROLLER
w/ Timer
BYP
+
V
SUPPLY
V
BATREG
– 0.12V
+
Recharge Comparator
V
BAT
V
SYS
Enable Linear
Charge
PGND
Q3
Q2
Q1
CbC Current
Limit
/PG
References
Enable
I
BATSHRT
+
Supplement COMPARATOR
V
BAT
V
BSUP
V
SYS
Hi-Impedance Mode
+
Sleep
Comparator
V
BAT
+V
SLP
V
IN
5A
IN I
INLIM
IN V
INDPM
V
SYS(REG)
I
BAT (REG)
V
BAT (REG)
DIE Temp
Regulation
I
BAT
Start Recharge
Cycle
DISABLE
+
OVP
Comparator
V
INOVP
V
IN
V
BATOVP
+
V
BOVP
Comparator
V
BAT
ISET
CD
10% of
I
CHARGE
DRV_S
ILIM
bq24278
SLUSB04 –JUNE 2012 www.ti.com
BLOCK DIAGRAM
6 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s) :bq24278