Datasheet
www.ti.com
Introduction
1.6 Control and Key Parameters Setting
Jumper Description
1-2: FET GATE = SYS: External PFET's gate tied to SYS and therefore disabled.
2-3: FET GATE = BGATE: External PFET's gate tied to BGATE pin and therefore
JP1 controlled by IC. 1-2 (FET GATE = BGATE)
It is recommended that this jumper be changed only when the device is not enabled or
in Hi-Z mode so that the PFET's gate is never left open.
1-2: CE = HI: Active-low charge enable high to disable charge and enter Hi-Z mode
JP2 2-3 (CE = LO)
2-3: CE = LO: Active-low charge enable low for normal operation
1-2: CD = HI: Active high chip disable high to disable charge and disable system
JP3 2-3 (CD = LO)
2-3: CD = LO: Active high chip disable low for normal operation
1-2 (TS = DIS): Connects TS high to DRV and disables the temperature sense function
on the IC
2 (JP4 Open): Connects the TS pin to an external thermistor. The resistor divider
formed by R1 and R3 has been sized to accommodate a 10-kΩ thermistor. If a different
JP4 2-3 (TS = SIM)
thermistor is used, R1 and R3 need to be resized.
2-3 (TS = SIM): Connects a potentiometer to the TS pin so the potentiometer can
emulate a thermistor. The potentiometer has been preset to approximately 3.4 kΩ so
that the TS voltage is 0.5 × V(DRV).
1.7 Recommended Operating Conditions
Min Typ Max Unit
Supply voltage, V
IN
Operating input voltage from ac adapter 4.2 10 V
Battery voltage, V
BAT
Voltage applied at VBAT terminal 4.02 4.2 4.24 V
System voltage, V
SYS
Voltage output at SYS terminal (depends on VBAT voltage 3.4 4.37 V
and status of V
INDPM
)
Supply current, I
IN(MAX)
Maximum input current limit for ac adapter input (set by 1.5 2.5 A
user-selectable resistor)
Max fast charge current, Battery charge current 0.550 2.5 A
I
CHRG(MAX)
Operating junction temperature range, T
J
-40 125 °C
5
SLUU917–April 2012 QFN-Packaged bq24278 Evaluation Module
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated