Datasheet

bq24090, bq24091
bq24092, bq24093
www.ti.com
SLUS968A JANUARY 2010REVISED FEBRUARY 2010
RECOMMENDED OPERATING CONDITIONS
(1)
MIN MAX UNIT
IN voltage range 3.5 7 V
V
IN
IN operating voltage range, Restricted by V
DPM
and V
OVP
4.45 6.45 V
I
IN
Input current, IN pin 1.0 A
I
OUT
Current, OUT pin 1.0 A
T
J
Junction temperature 0 125 °C
R
PRE-TERM
Programs precharge and termination current thresholds 1 10 k
R
ISET
Fast-charge current programming resistor 0.675 49.9 k
R
TS
10k NTC thermistor range without entering BAT_EN or TTDM 1.66 258 k
(1) Operation with V
IN
less than 4.5V or in drop-out may result in reduced performance.
ELECTRICAL CHARACTERISTICS
Over junction temperature range 0°C T
J
125°C and recommended supply voltage (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
INPUT
UVLO Undervoltage lock-out Exit V
IN
: 0V 4V Update based on sim/char 3.15 3.3 3.45 V
V
IN
: 4V0V,
V
HYS_UVLO
Hysteresis on V
UVLO_RISE
falling 175 227 280 mV
V
UVLO_FALL
= V
UVLO_RISE
–V
HYS-UVLO
(Input power good if V
IN
> V
OUT
+ V
IN-DT
);
Input power good detection threshold
V
IN-DT
30 80 145 mV
is V
OUT
+ V
IN-DT
V
OUT
= 3.6V, V
IN
: 3.5V 4V
V
HYS-INDT
Hysteresis on V
IN-DT
falling V
OUT
= 3.6V, V
IN
: 4V 3.5V 31 mV
Time measured from V
IN
: 0V 5V 1ms rise-time to
t
DGL(PG_PWR)
Deglitch time on exiting sleep. 45 ms
PG = low, V
OUT
= 3.6V
t
DGL(PG_NO-
Deglitch time on V
HYS-INDT
power Time measured from V
IN
: 5V 3.2V 1ms fall-time to
29 ms
PWR)
down. Same as entering sleep. PG = OC, V
OUT
= 3.6V
V
OVP
Input over-voltage protection threshold V
IN
: 5V 7V 6.5 6.65 6.8 V
t
DGL(OVP-SET)
Input over-voltage blanking time V
IN
: 5V 7V 113 ms
V
HYS-OVP
Hysteresis on OVP V
IN
: 7V 5V 95 mV
Time measured from V
IN
: 7V 5V 1ms fall-time to
t
DGL(OVP-REC)
Deglitch time exiting OVP 30 ms
PG = LO
Feature active in USB mode; Limit Input Source
4.34 4.4 4.46
Current to 50mA; V
OUT
= 3.5V; R
ISET
= 825
USB/Adaptor low input voltage
V
IN-DPM
V
protection. Restricts lout at V
IN-DPM
Feature active in Adaptor mode; Limit Input Source
4.24 4.3 4.36
Current to 50mA; V
OUT
= 3.5V; R
ISET
= 825
USB input I-Limit 100mA ISET2 = Float; R
ISET
= 825 85 92 100
I
IN-USB-CL
mA
USB input I-Limit 500mA ISET2 = High; R
ISET
= 825 430 462 500
ISET SHORT CIRCUIT TEST
Highest Resistor value considered a Riset: 600 250, Iout latches off. Cycle power to
R
ISET_SHORT
280 500
fault (short). Monitored for Iout>90mA Reset.
Deglitch time transition from ISET
t
DGL_SHORT
Clear fault by cycling IN or TS/BAT_EN 1 ms
short to Iout disable
V
IN
= 5V, V
OUT
= 3.6V, V
ISET2
= Low, Riset:
Maximum OUT current limit Regulation
I
OUT_CL
1.05 1.4 A
(Clamp)
600 250, Iout latches off after t
DGL-SHORT
BATTERY SHORT PROTECTION
OUT pin short-circuit detection
V
OUT(SC)
V
OUT
:3V 0.5V, no deglitch 0.75 0.8 0.85 V
threshold/ precharge threshold
Recovery V
OUT(SC)
+ V
OUT(SC-HYS)
; Rising, no
V
OUT(SC-HYS)
OUT pin Short hysteresis 77 mV
Deglitch
Source current to OUT pin during
I
OUT(SC)
10 15 20 mA
short-circuit detection
Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): bq24090 bq24091