Datasheet

bq24190, bq24192
bq24192I, bq24193
www.ti.com SLUSAW5A –JANUARY 2012–REVISED OCTOBER 2012
IR Compensation / Thermal Regulation Control Register REG06 (default 00000011, or 03)
BIT DESCRIPTION NOTE
IR Compensation Resistor Setting
Bit 7 BAT_COMP[2] 40mΩ Range: 0 – 70mΩ
Default: 0Ω (000)
Bit 6 BAT_COMP[1] 20mΩ
Bit 5 BAT_COMP[0] 10mΩ
IR Compensation Voltage Clamp (above regulation voltage)
Bit 4 VCLAMP[2] 64mV Range: 0 – 112 mV
Default: 0mV (000)
Bit 3 VCLAMP[1] 32mV
Bit 2 VCLAMP[0] 16mV
Thermal Regulation Threshold
Bit 1 TREG[1] 00 – 60°C, 01 – 80°C, 10 – 100°C, 11 – Default: 120°C (11)
120°C
Bit 0 TREG[0]
Misc Operation Control Register REG07 (default 01001011, or 4B)
BIT DESCRIPTION NOTE
Force DPDM detection (bq24190) or set default input current limit from PSEL/OTG pins (bq24192, bq24192I, bq24193)
Bit 7 DPDM_EN 0 – Not in D+/D– detection; Default: Not in D+/D– detection (0), Back to 0
after detection complete
1 – Force D+/D– detection
Safety Timer Setting during Input DPM and Thermal Regulation
Bit 6 TMR2X_EN 0 – Safety timer not slowed by 2X during input DPM Default: Safety timer slowed by 2X (1)
or thermal regulation,
1 – Safety timer slowed by 2X during input DPM or
thermal regulation
Force BATFET Off
Bit 5 BATFET_Disable 0 – Allow Q4 turn on, 1 – Turn off Q4 Default: Allow Q4 turn on(0)
Bit 4 JEITA_VSET (45°C- 0 – 4.05V, 1 – 4.2V Default: 4.05V (0)
60°C)
Bit 3 Reserved 1 - Reserved
Bit 2 Reserved 0 - Reserved
Bit 1 INT_MASK[1] 0 – No INT during CHRG_FAULT, 1 – INT on Default: INT on CHRG_FAULT (1)
CHRG_FAULT
Bit 0 INT_MASK[0] 0 – No INT during BAT_FAULT, 1 – INT on Default: INT on BAT_FAULT (1)
BAT_FAULT
System Status Register REG08
BIT DESCRIPTION
Bit 7 VBUS_STAT[1] 00 – Unknown (no input, or DPDM detection incomplete), 01 – USB host, 10 – Adapter port, 11 – OTG
Bit 6 VBUS_STAT[0]
Bit 5 CHRG_STAT[1] 00 – Not Charging, 01 – Pre-charge (<V
BATLOWV
), 10 – Fast Charging, 11 – Charge Termination Done
Bit 4 CHRG_STAT[0]
Bit 3 DPM_STAT 0 – Not DPM, 1 – VINDPM or IINDPM
Bit 2 PG_STAT 0 – Not Power Good, 1 – Power Good
Bit 1 THERM_STAT 0 – Normal, 1 – In Thermal Regulation
Bit 0 VSYS_STAT 0 – Not in VSYSMIN regulation (BAT>VSYSMIN), 1 – In VSYSMIN regulation (BAT<VSYSMIN)
Copyright © 2012, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Links: bq24190 bq24192 bq24192I bq24193