Datasheet

AMC6821-Q1
www.ti.com ...................................................................................................................................................................................................... SBAS475 – JUNE 2009
TACH Low Limit Register
TACH-Low-Limit-LByte Register (Address 0x10, Power-On Default = 0xFF)
Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)
TACH-Low- TACH-Low- TACH-Low- TACH-Low- TACH-Low- TACH-Low- TACH-Low- TACH-Low-
Limit7 Limit6 Limit5 Limit4 Limit3 Limit2 Limit1 Limit0
TACH-Low-Limit-HByte Register (Address 0x11, Power-On Default = 0xFF)
Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)
TACH-Low- TACH-Low- TACH-Low- TACH-Low- TACH-Low- TACH-Low- TACH-Low- TACH-Low-
Limit15 Limit14 Limit13 Limit12 Limit11 Limit10 Limit9 Limit8
Bits [TACH-Low-Limit15:TACH-Low-Limit0] are the value that corresponds to the predetermined minimum
allowable fan speed (RPM). If the value of the TACH data register is greater than this bound, the fan speed is
below the minimum allowed RPM.
TACH High Limit Register
TACH-High-Limit-LByte Register (Address 0x12, Power-On Default = 0x00)
Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)
TACH-High- TACH-High- TACH-High- TACH-High- TACH-High- TACH-High- TACH-High- TACH-High-
Limit7 Limit6 Limit5 Limit4 Limit3 Limit2 Limit1 Limit0
TACH-High-Limit-HByte Register (Address 0x13, Power-On Default = 0x00)
Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)
TACH-High- TACH-High- TACH-High- TACH-High- TACH-High- TACH-High- TACH-High- TACH-High-
Limit15 Limit14 Limit13 Limit12 Limit11 Limit10 Limit9 Limit8
Bits [TACH-High-Limit15:TACH-High-Limit0] are the value that corresponds to the predetermined maximum
allowable fan speed (RPM). If the value of the TACH data register is smaller than this bound, the fan speed is
above the maximum allowed RPM.
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 49
Product Folder Link(s): AMC6821-Q1