Datasheet

AMC1203
www.ti.com SBAS427C –FEBRUARY 2008– REVISED JUNE 2011
ELECTRICAL CHARACTERISTICS
At T
A
= –40°C to +105°C, V
DD1
= 4.5V to 5.5V, V
DD2
= 4.5V to 5.5V, V
IN+
= –280mV to +280mV, V
IN–
= 0V, and sinc
3
filter with
OSR = 256, unless otherwise noted.
AMC1203
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
RESOLUTION 16 Bits
DC ACCURACY
AMC1203 ±3 ±9 LSB
INL Integral linearity error
(2)
AMC1203B ±2 ±6 LSB
DNL Differential nonlinearity
(3)
–1 +1 LSB
V
OS
Offset error
(4)
–1 ±0.1 1 mV
TCV
OS
Offset error thermal drift ±1.5 ±5 μV/°C
AMC1203 –2 ±0.2 2 %
G
ERR
Gain error
AMC1203B –1 ±0.2 1 %
TCG
ERR
Gain error thermal drift ±20 ppm/°C
PSRR Power-supply rejection ratio 80 dB
ANALOG INPUTS
FSR Full-scale differential voltage input range (V
IN+
) – (V
IN–
) –320 320 mV
V
CM
Operating common-mode signal
(3)
–0.1 5 V
C
I
Input capacitance to GND1 V
IN+
or V
IN–
3 pF
C
ID
Differential input capacitance 6 pF
R
ID
Differential input resistance 28 kΩ
I
IL
Input leakage current –5 5 nA
CMTI Common-mode transient immunity V
CM
= 1kV 15 kV/μs
V
IN
from 0V to 5V at 0Hz 92 dB
CMRR Common-mode rejection ratio
V
IN
from 0V to 5V at 50kHz 105 dB
INTERNAL CLOCK
t
CLK
Clock period See Figure 2 83.33 100 125 ns
f
CLK
Clock frequency See Figure 2 8 10 12 MHz
t
H
Clock high-time See Figure 2 (t
CLK
/2) – 8 50 (t
CLK
/2) + 8 ns
t
D1
Data valid time after falling edge of clock See Figure 2 –2 0 2 ns
AC ACCURACY
SINAD Signal-to-noise + distortion f
IN
= 1kHz 80 85 dB
SNR Signal-to-noise ratio f
IN
= 1kHz 80.5 85 dB
AMC1203, f
IN
= 1kHz –92 –84.5 dB
THD Total harmonic distortion
AMC1203B, f
IN
= 1kHz –95 –88
AMC1203, f
IN
= 1kHz 86 92 dB
SFDR Spurious-free dynamic range
AMC1203B, f
IN
= 1kHz 89 95
(1) All typical values are at T
A
= +25°C
(2) Integral nonlinearity is defined as the maximum deviation of the line through the inputs of the specified input range of the transfer curve
of the specified VIN expressed either as number of LSBs, or as a percent of the specified 560mV input range.
(3) Ensured by design.
(4) Maximum values, including temperature drift, are ensured over the full specified temperature range.
Copyright © 2008–2011, Texas Instruments Incorporated 5