Datasheet

gpmc_clk
gpmc_ncsx
gpmc_nbe0_cle
gpmc_nbe1
gpmc_a[26:17]
gpmc_a[16:1]_d[15:0]
gpmc_nadv_ale
gpmc_noe
gpmc_waitx
gpmc_io_dir
Valid
Valid
Address(MSB)
Address(LSB)
D0 D1 D2 D3
OUTOUT IN OUT
F4
F6
F4
F2
F8 F8
F10
F13
F12
F12
F11
F9
F7
F3
F0 F1
F1
F5
F6 F7
030-024
F23
F24
AM3517, AM3505
www.ti.com SPRS550E –OCTOBER 2009–REVISED MARCH 2013
In gpmc_ncsx, x is equal to 0, 1, 2, 3, 4, 5, 6, or 7. In gpmc_waitx, x is equal to 0, 1, 2, or 3.
Figure 6-5. GPMC/Multiplexed NOR Flash Synchronous Burst Read
Copyright © 2009–2013, Texas Instruments Incorporated Timing Requirements and Switching Characteristics 115
Submit Documentation Feedback
Product Folder Links: AM3517 AM3505