Datasheet

PRODUCTPREVIEW
AM335x
LPDDR
Interface
A1
DQ[0]
DQ[1]
AM3359, AM3358, AM3357
AM3356, AM3354, AM3352
www.ti.com SPRS717E –OCTOBER 2011–REVISED JANUARY 2013
Figure 5-36 shows the topology and routing for the DQS[x] and DQ[x] net classes; the routes are point to
point. Skew matching across bytes is not needed nor recommended.
Figure 5-36. DQS[x] and DQ[x] Routing and Topology
Table 5-40. DQS[x] and DQ[x] Routing Specification
(1)
NO. PARAMETER MIN TYP MAX UNIT
1 Center-to-center DQS[x] spacing 2w
2 Center-to-center DDR_DQS[x] to other LPDDR trace spacing
(2)
4w
3 DQS[x] and DQ[x] nominal trace length
(3)
DQLM-50 DQLM DQLM+50 mils
4 DQ[x]-to-DQS[x] skew length mismatch
(3)
100 mils
5 DQ[x]-to-DQ[x] skew length mismatch
(3)
100 mils
6 Center-to-center DQ[x] to other LPDDR trace spacing
(2)(4)
4w
7 Center-to-center DQ[x] to other DQ[x] trace spacing
(2)(5)
3w
(1) DQS[x] represents the DQS0 and DQS1 clock net classes, and DQ[x] represents the DQ0 and DQ1 signal net classes.
(2) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing
congestion.
(3) There is no requirement for skew matching between data bytes; that is, from net classes DQS0 and DQ0 to net classes DQS1 and DQ1.
(4) Signals from one DQ net class should be considered other LPDDR traces to another DQ net class.
(5) DQLM is the longest Manhattan distance of each of the DQS[x] and DQ[x] net classes.
Copyright © 2011–2013, Texas Instruments Incorporated Peripheral Information and Timings 153
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352