Datasheet

4000
3500
3000
2500
2000
1500
1000
500
0
Channel
Code
2072 2024 2032
2048
2056 2060 2068 2064 2052 2044 2040 2036 2028
3500
3000
2500
2000
1500
1000
500
0
Channel
Gain(dB)
-0.50
0.50
-0.40
-0.30
-0.20
-0.10
0
0.10 0.20 0.30 0.40
0.45 0.35 0.25 0.15 0.05
-0.05
-0.15
-0.25
-0.35
-0.45
Channel-to-Channel
67
66
65
64
63
62
61
60
59
58
57
56
55
V (V)
CNTL
0
1.2
SNRandSINAD(dBFS)
0.30.20.1 0.4 1.10.5 1.00.90.80.70.6
SNR
SINAD
Input= 45dBm
Frequency=5MHz
-
PGA=30dB
PGA=20dB
1.2
1.0
0.8
0.6
0.4
0.2
0
GainSetting(PGA)
20dB
Noise(nV/ )ÖHz
25dB 30dB27dB
R =0
V =1.2V
W
S
CNTL
2MHz
5MHz
10MHz
2MHz
2MHz
2MHz
10MHz
10MHz
10MHz
5MHz
5MHz
5MHz
130
120
110
100
90
80
70
60
50
40
30
20
10
0
V (V)
CNTL
0
1.2
Noise(nV/ )ÖHz
0.30.20.1 0.4 1.10.5 1.00.90.80.70.6
Frequency=2MHz
PGA=30dB
PGA=20dB
130
120
110
100
90
80
70
60
50
40
30
20
10
0
V (V)
CNTL
0
1.2
Noise(nV/ )ÖHz
0.30.20.1 0.4 1.10.5 1.00.90.80.70.6
Frequency=5MHz
PGA=30dB
PGA=20dB
AFE5805
www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010
TYPICAL CHARACTERISTICS (continued)
AVDD_5V = 5.0V, AVDD1 = AVDD2 = DVDD = 3.3V, LVDD = 1.8V, single-ended input into LNA, ac-coupled with 0.1mF,
V
CNTL
= 1.0V, f
IN
= 5MHz, clamp disabled, LPF = 15MHz, clock = 40MSPS, 50% duty cycle, internal reference mode,
ISET = 56kΩ, and LVDS buffer setting = 3.5mA, at ambient temperature T
A
= +25°C, unless otherwise noted.
GAIN MATCH AT V
CNTL
= 1.0V OUTPUT OFFSET
Figure 5. Figure 6.
SNR AND SINAD vs V
CNTL
INPUT-REFERRED NOISE vs PGA
Figure 7. Figure 8.
INPUT-REFERRED NOISE vs V
CNTL
INPUT-REFERRED NOISE vs V
CNTL
Figure 9. Figure 10.
Copyright © 2008–2010, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): AFE5805