Datasheet
Table Of Contents
- FEATURES
- APPLICATIONS
- DESCRIPTION
- ABSOLUTE MAXIMUM RATINGS
- ELECTRICAL CHARACTERISTICS
- DIGITAL CHARACTERISTICS
- FUNCTIONAL BLOCK DIAGRAM
- PIN CONFIGURATION
- TIMING CHARACTERISTICS
- LVDS OUTPUT TIMING CHARACTERISTICS
- LVDS OUTPUT TIMING CHARACTERISTICS
- TYPICAL CHARACTERISTICS
- SERIAL INTERFACE
- SERIAL REGISTER MAP
- SUMMARY OF FEATURES
- DESCRIPTION OF SERIAL REGISTERS
- THEORY OF OPERATION
- APPLICATION INFORMATION
- REVISION HISTORY

55
50
45
40
35
30
25
20
15
10
5
0
V (V)
CNTL
0
1.2
Gain(dB)
0.60.40.2 0.8 1.0
-40°C
+50 C°
+85 C°
+25 C°
50
44
38
32
26
20
14
8
2
-4
-10
0.0 0.1
1.2
Gain(dB)
V (V)
CNTL
0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1
30dB
25dB
20dB
27dB
3000
2500
2000
1500
1000
500
0
Channel
Gain(dB)
-0.50
0.50
-0.40
-0.30
-0.20
-0.10
0
0.10
0.20
0.30
0.40
0.45
0.35
0.25
0.15
0.05
-0.05
-0.15
-0.25
-0.35
-0.45
Channel-to-Channel
3000
2500
2000
1500
1000
500
0
Channel
Gain(dB)
-0.50
0.50
-0.40
-0.30
-0.20
-0.10
0
0.10
0.20
0.30
0.40
0.45
0.35
0.25
0.15
0.05
-0.05
-0.15
-0.25
-0.35
-0.45
Channel-to-Channel
AFE5805
SBOS421D –MARCH 2008–REVISED MARCH 2010
www.ti.com
TYPICAL CHARACTERISTICS
AVDD_5V = 5.0V, AVDD1 = AVDD2 = DVDD = 3.3V, LVDD = 1.8V, single-ended input into LNA, ac-coupled with 0.1mF,
V
CNTL
= 1.0V, f
IN
= 5MHz, clamp disabled, LPF = 15MHz, clock = 40MSPS, 50% duty cycle, internal reference mode,
ISET = 56kΩ, and LVDS buffer setting = 3.5mA, at ambient temperature T
A
= +25°C, unless otherwise noted.
GAIN vs V
CNTL
GAIN vs V
CNTL
vs TEMPERATURE
Figure 1. Figure 2.
GAIN MATCH AT V
CNTL
= 0.1V GAIN MATCH AT V
CNTL
= 0.6V
Figure 3. Figure 4.
14 Submit Documentation Feedback Copyright © 2008–2010, Texas Instruments Incorporated
Product Folder Link(s): AFE5805