Datasheet
Table Of Contents
- FEATURES
- APPLICATIONS
- DESCRIPTION
- ABSOLUTE MAXIMUM RATINGS
- ELECTRICAL CHARACTERISTICS
- DIGITAL CHARACTERISTICS
- FUNCTIONAL BLOCK DIAGRAM
- PIN CONFIGURATION
- TIMING CHARACTERISTICS
- LVDS OUTPUT TIMING CHARACTERISTICS
- LVDS OUTPUT TIMING CHARACTERISTICS
- TYPICAL CHARACTERISTICS
- SERIAL INTERFACE
- SERIAL REGISTER MAP
- SUMMARY OF FEATURES
- DESCRIPTION OF SERIAL REGISTERS
- THEORY OF OPERATION
- APPLICATION INFORMATION
- REVISION HISTORY
AFE5805
www.ti.com
SBOS421D –MARCH 2008–REVISED MARCH 2010
Table 1. TERMINAL FUNCTIONS (continued)
PIN NO. PIN NAME FUNCTION DESCRIPTION
P2 OUT3P Output LVDS data output (positive), Channel 3
R1 OUT4M Output LVDS data output (negative), Channel 4
P1 OUT4P Output LVDS data output (positive), Channel 4
R6 OUT5M Output LVDS data output (negative), Channel 5
P6 OUT5P Output LVDS data output (positive), Channel 5
R7 OUT6M Output LVDS data output (negative), Channel 6
P7 OUT6P Output LVDS data output (positive), Channel 6
R8 OUT7M Output LVDS data output (negative), Channel 7
P8 OUT7P Output LVDS data output (positive), Channel 7
R9 OUT8M Output LVDS data output (negative), Channel 8
P9 OUT8P Output LVDS data output (positive), Channel 8
J9 REFB Input/Output 0.5V Negative reference of ADS. Decoupling to ground. Becomes input in external ref mode.
J8 REFT Input/Output 2.5V Positive reference of ADS. Decoupling to ground. Becomes input in external ref mode.
H5 RST Input RESET input for VCA. Connect to the VCA_CS pin (H4).
H4 VCA_CS Output Connect to RST–pin (H5)
F2 VB1 Output Internal bias voltage. Bypass to ground with 2.2mF.
D8 VB2 Output Internal bias voltage. Bypass to ground with 0.1mF.
E3 VB3 Output Internal bias voltage. Bypass to ground with 0.1mF.
E7 VB4 Output Internal bias voltage. Bypass to ground with 0.1mF
F3 VB5 Output Internal bias voltage. Bypass to ground with 0.1mF.
F8 VB6 Output Internal bias voltage. Bypass to ground with 0.1mF.
B1 VBL1 Input Complementary LNA input Channel 1; bypass to ground with 0.1mF.
B2 VBL2 Input Complementary LNA input Channel 2; bypass to ground with 0.1mF.
B3 VBL3 Input Complementary LNA input Channel 3; bypass to ground with 0.1mF.
B4 VBL4 Input Complementary LNA input Channel 4; bypass to ground with 0.1mF.
B9 VBL5 Input Complementary LNA input Channel 5; bypass to ground with 0.1mF.
B8 VBL6 Input Complementary LNA input Channel 6; bypass to ground with 0.1mF.
B7 VBL7 Input Complementary LNA input Channel 7; bypass to ground with 0.1mF.
B6 VBL8 Input Complementary LNA input Channel 8; bypass to ground with 0.1mF.
A5 VCA_PD Input Power-down pin for VCA; low = normal mode, high = power-down mode.
G3 VCM Output VCA reference voltage. Bypass to ground with 0.1mF.
D2 VCNTL Input VCA control voltage input
F7 VREFH Output Clamp reference voltage (2.7V). Bypass to ground with 0.1mF.
G7 VREFL Output Clamp reference voltage (2.0V). Bypass to ground with 0.1mF.
B5, H2, H3, K2,
K4, M1, M2, DNC Do not connect
M8, M9
Copyright © 2008–2010, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): AFE5805