Datasheet

AFE4490
www.ti.com SBAS602F –DECEMBER 2012–REVISED OCTOBER 2013
• Added last paragraph to the Diagnostics Module section .................................................................................................. 47
• Added first and last sentence to Writing Data section ........................................................................................................ 47
• Changed second to last sentence in Writing Data section ................................................................................................. 47
• Added first and last sentence to Reading Data section ...................................................................................................... 48
• Changed second to last sentence in Reading Data section ............................................................................................... 48
• Added Multiple Data Reads and Writes section ................................................................................................................. 49
• Added last sentence to the AFE SPI Interface Design Considerations section ................................................................. 50
• Added Register Control column to Table 5 ......................................................................................................................... 51
• Changed bits D16 and D10 in CONTROL2 row of Table 5 ................................................................................................ 52
• Changed CONTROL0 paragraph description ..................................................................................................................... 53
• Added note to bit D2 description of CONTROL0 register ................................................................................................... 53
• Changed PRPCOUNT[15:0] (bits D[15:0]) description in PRPCOUNT register ................................................................. 63
• Changed note within CLKALMPIN[2:0] (bits D[11:9]) description of CONTROL1 register ................................................. 63
• Changed second and third columns of Table 6 .................................................................................................................. 63
• Changed 001 and 011 bit settings for the STG2GAIN[2:0] bits (bits D[10:8]) in the TIA_AMB_GAIN register ................. 65
• Changed description and name of bits D16 and D10 in CONTROL2 register ................................................................... 67
Changes from Revision C (April 2013) to Revision D Page
• Added CMRR parameter to Electrical Characteristics table ................................................................................................. 4
• Added External Clock, External clock input voltage and External clock input current parameters to Electrical
Characteristics table ............................................................................................................................................................. 6
• Changed TIMING, t
RESET
parameter unit in Electrical Characteristics table ......................................................................... 6
• Added Pin Leakage Current section to Electrical Characteristics table ............................................................................... 6
• Added Supply Current, ADC bypass mode parameter to Electrical Characteristics table ................................................... 7
• Changed Serial Interface Timing section .............................................................................................................................. 9
• Changed descriptions of RX_ANA_SUP, RX_DIG_SUP, and TX_CTRL_SUP pins in Pin Descriptions table ................. 12
• Added Figure 12, INPUT-REFERRED NOISE CURRENT vs PLETH CURRENT (BW = 5 Hz, PRF = 5000 Hz) ............ 14
• Added Figure 18, INPUT-REFERRED NOISE CURRENT vs PLETH CURRENT (BW = 20 Hz, PRF = 5000 Hz) .......... 15
• Added Figure 24, NOISE-FREE BITS vs PLETH CURRENT (BW = 5 Hz, PRF = 5000 Hz) ............................................ 16
• Added Figure 30, NOISE-FREE BITS vs PLETH CURRENT (BW = 20 Hz, PRF = 5000 Hz) .......................................... 17
• Added Figure 52 ................................................................................................................................................................. 20
• Updated Figure 53 .............................................................................................................................................................. 22
• Changed name of register 15h ........................................................................................................................................... 51
• Changed name of ADCRSTSTCT0 register ....................................................................................................................... 60
• Added note to descriptions of LED2-ALED2VAL and LED1-ALED1VAL registers ............................................................ 71
Changes from Revision B (February 2013) to Revision C Page
• Changed first two sub-bullets of Receive Channel with High Dynamic Range Features bullet ........................................... 1
• Changed ESD ratings specification values in Absolute Maximum Ratings table ................................................................. 2
• Added Performance, PSRR parameter to Electrical Characteristics table ........................................................................... 4
• Changed Performance, Total integrated noise current and N
FB
parameters in Electrical Characteristics table .................. 4
• Changed first row of Receiver Functional Block Level Specification, Total integrated noise current parameter in
Electrical Characteristics table .............................................................................................................................................. 4
• Changed Ambient Cancellation Stage, Gain parameter specifications in Electrical Characteristics table ........................... 5
• Changed Transmitter, Transmitter noise dynamic range parameter in Electrical Characteristics table ............................... 5
• Added External Clock, External clock input frequency parameter to Electrical Characteristics table .................................. 6
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 75
Product Folder Links: AFE4490