Datasheet

10
11
12
13
14
15
16
0 10 20 30 40 50
Noise-Free Bits in 20Hz Bandwidth
Pleth Current (A)
Duty Cycle 1%
Duty Cycle 5%
Duty Cycle 10%
Duty Cycle 15%
Duty Cycle 20%
Duty Cycle 25%
C023
For each setting RF adjusted for Full-Scale Output.
Amb Cancellation & stage 2 Gain = 4 used for Low Pleth currents (0.125uA, 0.25uA & 0.5uA).
RMS noise is calculated in 20Hz B/W & NFB is calculated using 6.6 u RMS noise.
10
11
12
13
14
15
16
0 10 20 30 40 50
Noise-Free Bits in 20Hz Bandwidth
Pleth Current (A)
Duty Cycle 1%
Duty Cycle 5%
Duty Cycle 10%
Duty Cycle 15%
Duty Cycle 20%
Duty Cycle 25%
C024
For each setting RF adjusted for Full-Scale Output.
Amb Cancellation & stage 2 Gain = 4 used for Low pleth currents (0.125uA, 0.25uA & 0.5uA.)
RMS noise is calculated in 20Hz B/W & NFB is calculated using 6.6 u RMS noise.
10
11
12
13
14
15
0 10 20 30 40 50
Noise-Free Bits in 5Hz Bandwidth
Pleth Current (A)
Duty Cycle = 1%
Duty Cycle = 5%
Duty Cycle = 10%
Duty Cycle = 15%
Duty Cycle = 20%
Duty Cycle = 25%
C021
For each setting RF adjusted for Full-
Scale Output.
Amb Cancellation & stage 2 Gain = 4
used for Low Pleth currents (0.125uA,
0.25uA & 0.5uA).
RMS noise is calculated in 5Hz B/W &
NFB is calculated using 6.6 u RMS noise.
10
11
12
13
14
15
16
0 10 20 30 40 50
Noise-Free Bits in 5Hz Bandwidth
Pleth Current (A)
Duty cycle 1%
Duty cycle 5%
Duty cycle 10%
Duty cycle 15%
Duty cycle 20%
Duty cycle 25%
C022
For each setting RF adjusted for Full-Scale
Output.
Amb Cancellation & stage 2 Gain = 4 used
for Low Pleth currents (0.125uA, 0.25uA &
0.5uA).
RMS noise is calculated in 5Hz B/W & NFB
10
11
12
13
14
15
16
0 10 20 30 40 50
Noise-Free Bits in 5Hz Bandwidth
Pleth Current (A)
Duty Cycle 1%
Duty Cycle 5%
Duty Cycle 10%
Duty Cycle 15%
Duty Cycle 20%
Duty Cycle 25%
C019
For each setting RF adjusted for Full-Scale Output.
Amb Cancellation & stage 2 Gain = 4 used for Low Pleth currents (0.125uA, 0.25uA & 0.5uA).
RMS noise is calculated in 5Hz B/W & NFB is calculated using 6.6 u RMS noise.
10
11
12
13
14
15
16
0 10 20 30 40 50
Noise-Free Bits in 5Hz Bandwidth
Pleth Current (A)
Duty Cycle = 1%
Duty Cycle = 5%
Duty Cycle = 10%
Duty Cycle = 15%
Duty Cycle = 20%
Duty Cycle = 25%
C020
For each setting RF adjusted for Full-Scale Output.
Amb Cancellation & stage 2 Gain = 4 used for Low Pleth currents (0.125uA, 0.25uA & 0.5uA).
RMS noise is calculated in 5Hz B/W & NFB is calculated using 6.6 u RMS noise.
AFE4490
SBAS602F –DECEMBER 2012–REVISED OCTOBER 2013 www.ti.com
TYPICAL CHARACTERISTICS (continued)
At T
A
= +25°C, RX_ANA_SUP = RX_DIG_SUP = 3.0 V, TX_CTRL_SUP = LED_DRV_SUP = 5 V, and f
CLK
= 8 MHz, unless
otherwise noted.
Figure 21. NOISE-FREE BITS vs Figure 22. NOISE-FREE BITS vs
PLETH CURRENT (BW = 5 Hz, PRF = 600 Hz) PLETH CURRENT (BW = 5 Hz, PRF = 1200 Hz)
Figure 23. NOISE-FREE BITS vs Figure 24. NOISE-FREE BITS vs
PLETH CURRENT (BW = 5 Hz, PRF = 2500 Hz) PLETH CURRENT (BW = 5 Hz, PRF = 5000 Hz)
Figure 25. NOISE-FREE BITS vs Figure 26. NOISE-FREE BITS vs
PLETH CURRENT (BW = 20 Hz, PRF = 100 Hz) PLETH CURRENT (BW = 20 Hz, PRF = 300 Hz)
16 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: AFE4490