Datasheet

AFE0064
SLAS672 SEPTEMBER 2009 ........................................................................................................................................................................................
www.ti.com
SPECIFICATIONS (continued)
T
A
= 25 to 85°C, +VDD = 3.3 V, f
CLK
= 15 MHz for sequential mode and 3.75 MHz for simultaneous mode, scan time = 28.32
µs (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ACCURACY
C-sensor
(1)
1= 30 pF, Range 3, 14 µSec 824
integration time
Noise in electrons referred to input of C-sensor
(1)
= 20 pF, Range 3 14 µSec integration 600
e-
integrator time
C-sensor
(1)
= 30 pF, Range 3, 270 µSec 1400
integration time
Integral nonlinearity ±0.006 % of
FSR
(2)
Analog input channel leakage current This current is integrated and reflects as a part of 2 pA
offset error.
Channel to channel full-scale error For ranges 3 to 7 ±0.7 % of
matching
FSR
(2)
Offset error Device output offset, resulting from integration of ±0.07 % of
input leakage current
FSR
(2)
Channel to channel offset error ±0.07 % of
matching
FSR
(2)
Integrator input offset:(difference Integrator input offset mean across channels ±0.002 mV
between integrator positive and
negative terminal)
Integrator input offset matching across ±3 sigma limit of integrator input offset across ±1.5 mV
channels channels
Channel to channel crosstalk Aggressor channel with full scale charge to next 0.08 % of
adjacent channel
FSR
(2)
EXTERNAL REFERENCE INPUT
REFP 2.24 2.25 +VDD - V
0.85
REFM 0.84 0.85 0.86 V
Input current 50 nA
P_REF output 1.68 V
P_REF current source capacity ±1 mA
POWER SUPPLY REQUIREMENTS
Power supply voltage, +VDD 3.2 3.3 3.6
During operation 53 58 mA
Power supply current
During NAP 15 mA
Power up time from NAP 10 µSec
DIGITAL INPUT OUTPUT
Logic levels
V
IH
0.8×VDD VDD+0.1
V
IL
–0.1 0.2×VDD
V
OH
I
OH
= -500 µA VDD–0.4
V
OL
I
OL
= 500 µA 0.4
TEMPERATURE RANGE
Operating free air 0 85 °C
(1) C-Sensor is total external capacitance seen at IN(x) pin. This includes capacitance of all the TFT switches connected to that node and
the routing capacitance.
(2) FSR is full-scale range. There are eight ranges from 0.13 pC to 9.6 pC.
4 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s) :AFE0064