Datasheet

ADS8528
ADS8548
ADS8568
SBAS543A AUGUST 2011 REVISED OCTOBER 2011
www.ti.com
PIN DESCRIPTIONS (continued)
DESCRIPTION
PIN # NAME TYPE
(1)
PARALLEL INTERFACE (PAR/SER = 0) SERIAL INTERFACE (PAR/SER = 1)
Hardware mode (HW/SW = 0): reference buffer
enable input.
When low, all internal reference buffers are enabled
(mandatory if internal reference is used).
DB11/REFBUFE Data bit 11 input/output.
When high, all reference buffers are disabled.
20 DIO/DI
N Output is MSB for the ADS8528.
Software mode (HW/SW = 1): connect to
DGND or DVDD.
The internal reference buffers are controlled by bit C14
(REFBUFEN) in the Configuration Register (CONFIG).
21 DB10/SCLK DIO/DI Data bit 10 input/output Serial interface clock input.
Hardware mode (HW/SW = 0): connect to DGND.
22 DB9/SDI DIO/DI Data bit 9 input/output
Software mode (HW/SW = 1): serial data input.
Daisy-chain enable input.
When high, DB[3:0] serve as daisy-chain inputs
23 DB8/DCEN DIO/DI Data bit 8 input/output
DCIN_[A:D].
If daisy-chain mode is not used, connect to DGND.
24 DGND P Buffer I/O ground, connect to digital ground plane
Buffer I/O supply, connect to digital supply.
25 DVDD P
Decouple according to the Power Supply section.
26 DB7 DIO Data bit 7 input/output Must be connected to DGND
Select SDO_B input.
When low, SDO_B is disabled and data from all eight
channels are only available through SDO_A.
27 DB6/SEL_B DIO/DI Data bit 6 input/output
When high and SEL_CD = 0, data from channel pairs B
and D are available on SDO_B. When SEL_CD = 1,
data from channel pair B are available on SDO_B.
Select SDO_C and SDO_D input.
When high, data from channel pair C are available on
SDO_C while data from channel pair D are available on
SDO_D. When low and SEL_B = 1, data from channel
28 DB5/SEL_CD DIO/DI Data bit 5 input/output
pairs A and C are available on SDO_A while data from
channel pairs B and D are available on SDO_B. When
low and SEL_B = 0, data from all eight channels are
avaiable on SDO_A.
29 DB4 DIO Data bit 4 input/output Connect to DGND
When DCEN = 1, this pin is the daisy-chain data input
30 DB3/DCIN_A DIO/DI Data bit 3 input/output for SDO_A of the previous device in the chain. When
DCEN = 0, connect to DGND.
When DCEN = 1 and SEL_B = 1, this pin is the
31 DB2/DCIN_B DIO/DI Data bit 2 input/output daisy-chain data input for SDO_B of the previous device
in the chain. When DCEN = 0, connect to DGND.
When DCEN = 1 and SEL_CD = 1, this pin is the
daisy-chain data input for SDO_C of the previous
32 DB1/DCIN_C DIO/DI Data bit 1 input/output
device in the chain.
When DCEN = 0, connect to DGND.
When DCEN = 1 and SEL_CD = 1, this pin is the
daisy-chain data input for SDO_D of the previous
33 DB0/DCIN_D DIO/DI Data bit 0 (LSB) input/output
device in the chain.
When DCEN = 0, connect to DGND.
Hardware mode (HW/SW = 0): analog input voltage range select input.
When low, the analog input voltage range is ±4VREF. When high, the analog input voltage range is ±2VREF.
34 RANGE/XCLK DI/DI/DO
Sofware mode (HW/SW = 1): this pin is an external conversion clock input if CONFIG bit C29 = 1 (CLKSEL); or an
internal conversion clock output if CONFIG bit C28 = 1 (CLKOUT_EN).
If this pin is not used, connect to DGND.
When CONFIG bit C27 = 0 (BUSY/INT) this pin is a converter busy status output.
This pin transitions high when a conversion has been started and transitions low for a single conversion clock cycle
(t
CCLK
) whenever a channel pair conversion is completed and stays low when the conversion of the last channel pair
has completed.
35 BUSY/INT DO
When bit C27 = 1 (BUSY/INT in CONFIG), this pin is an interrupt output. This pin transitions high after a conversion
has been completed and remains high until the next read access. This mode can only be used if all eight channels
are sampled simultaneously (all CONVST_x tied together). The polarity of the BUSY/INT output can be changed
using bit C26 (BUSY L/H) in the Configuration Register.
16 Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): ADS8528 ADS8548 ADS8568