Datasheet

ADS8517
SLAS527A – SEPTEMBER 2008 – REVISED JUNE 2009 ................................................................................................................................................. www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
At T
A
= -40 ° C to +85 ° C, f
S
= 200 kHz, V
DIG
= V
ANA
= 5 V, using internal reference (see Figure 39 ), unless otherwise noted.
ADS8517I ADS8517IB
(1)
PARAMETER TEST CONDITIONS MIN TYP MAX MIN TYP MAX UNIT
REFERENCE
Internal reference voltage No load 2.48 2.5 2.52 2.48 2.5 2.52 V
Internal reference source current
1 1 µ A
(must use external buffer)
Internal reference drift 8 8 ppm/ ° C
External reference voltage range
2.3 2.5 2.7 2.3 2.5 2.7 V
for specified linearity
External reference current drain External 2.5-V reference 100 100 µ A
DIGITAL INPUTS
V
IL
Low-level input voltage
(9)
V
DIG
= 1.65 V to 5.5 V – 0.3 0.6 – 0.3 0.6 V
V
IH
High-level input voltage
(9)
V
DIG
= 1.65 V to 5.5 V 0.5 x V
DIG
V
DIG
+ 0.3 0.5 x V
DIG
V
DIG
+ 0.3 V
I
IL
Low-level input current V
IL
= 0 V ± 10 ± 10 µ A
I
IH
High-level input current V
IH
= 5 V ± 10 ± 10 µ A
DIGITAL OUTPUTS
Data format - Parallel 16-bits in 2-bytes, Serial
Data coding - Binary twos complement or straight binary
I
SINK
= 1.6mA,
V
OL
Low-level output voltage 0.45 0.45 V
V
DIG
= 1.65V to 5.5V
I
SOURCE
= 500 µ A,
V
OH
High-level output voltage V
DIG
– 0.45 V
DIG
– 0.45 V
V
DIG
= 1.65V to 5.5V
High-Z state,
Leakage current ± 5 ± 5 µ A
V
OUT
= 0 V to V
DIG
Output capacitance High-Z state 15 15 pF
DIGITAL TIMING
Bus access time R
L
= 3.3 k Ω , C
L
= 50 pF 83 83 ns
Bus relinquish time R
L
= 3.3 k Ω , C
L
= 10 pF 83 83 ns
POWER SUPPLIES
V
DIG
Interface voltage 1.65 1.8 5.5 1.65 1.8 5.5 V
V
ANA
ADC core voltage 4.5 5 5.5 4.5 5 5.5 V
I
DIG
Interface current V
DIG
= 5 V 0.3 0.3 mA
I
ANA
ADC core current V
ANA
= 5 V 9 9 mA
V
ANA
= V
DIG
= 5 V,
47 60 47 60 mW
f
S
= 200 kHz
Power dissipation
REFD high with BUF on 42 42 mW
PWRD and REFD high 50 50 µ W
TEMPERATURE RANGE
Specified performance – 40 +85 – 40 +85 ° C
Derated performance – 55 +125 – 55 +125 ° C
Storage temperature – 65 +150 – 65 +150 ° C
TSSOP 62 62
θ
JA
Thermal impedance ° C/W
SO 46 46
(9) TTL-compatible at 5V supply.
Table 1. Analog Input Range Connections (see Figure 38 and Figure 39 )
ANALOG INPUT
RANGE CONNECT R1
IN
VIA 200 Ω TO CONNECT R2
IN
VIA 100 Ω TO IMPEDANCE
± 10 V V
IN
CAP 45.7 k Ω
0 V to 5 V AGND V
IN
20.0 k Ω
0 V to 4 V V
IN
V
IN
21.4 k Ω
4 Submit Documentation Feedback Copyright © 2008 – 2009, Texas Instruments Incorporated
Product Folder Link(s): ADS8517