Datasheet

www.ti.com
R/C
BUSY
STATUS
(N+1)th Accquisition
(N+1)th Conversion
Error
Correction
Nth Conversion
Error
Correction
Internal
DATACLK
(N−1)th Conversion Data
SDATA
Nth Conversion Data
(N+2)th Accquisition
1 2 12212
D11 D0 D11 D0
TAG = 0 TAG = 0
TAG = 0
8 starts READ
CS
, EXT/INT, and TAG are tied low
t
w1
t
d1
t
w2
t
d3
t
d11
t
d2
t
d3
t
w1
t
d1
t
w2
t
d11
t
d2
t
conv
t
acq
t
conv
t
acq
t
d4
t
d4
t
c1
t
d5
t
d6
1
(N+1)th (N+2)th
BUSY
STATUS
(N+1)th Accquisition (N+1)th Conversion
Error
Correction
Nth Conversion
Error
Correction
External
DATACLK
SDATA
Nth Data (N+1)th Data
(N+2)th Accquisition
TAG = 0
No more
data to
shift out
No more
data to
shift out
TAG = 0
TAG = 0
TAG = 0
TAG = 0
R/C
EXT/INT tied high, CS and TAG are tied low
t
w1
+ t
su1
starts READ
t
w1
t
w1
t
d1
t
w2
t
d1
t
w2
t
d3
t
d11
t
d2
t
d3
t
d11
t
d2
t
su1
t
conv
t
acq
t
conv
t
acq
t
su3
t
su1
t
su3
1
12
1
2 12
1 12
1
2
12
(N+1)th (N+2)th
ADS8506
SLAS484B – SEPTEMBER 2007 – REVISED DECEMBER 2007
Figure 36. Basic Conversion Timing - Internal DATACLK (Read Previous Data During Conversion)
Figure 37. Basic Conversion Timing - External DATACLK
18 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): ADS8506