Datasheet

www.ti.com
BUSY
R/C
MODE
Acquire ConvertConvert
DATA BUS
Previous
Data Valid
Hi−Z Data ValidHi−Z
Previous
Data Valid
Not Valid
Acquire
Data Valid
t
w1
t
c
t
a1
t
w2
t
pd
t
d2
t
d1
t
conv
t
acq
t
dis
t
v
t
d3
Hi−Z State
BUSY
R/C
DATA BUS
MODE
Acquire
Data Valid
Hi−Z State
Convert
Acquire
CS
t
su
t
su
t
su
t
su
t
w1
t
pd
t
w2
t
d2
t
conv
t
en
t
dis
Hi−Z High Byte Low Byte Hi−Z
Hi−Z Low Byte High Byte Hi−Z
Pins 6 − 13
Pins 15 − 22
BYTE
CS
R/C
t
su
t
su
t
en
t
d4
t
dis
ADS8505
SLAS180B – SEPTEMBER 2005 – REVISED JUNE 2007
Figure 23. Conversion Timing with Outputs Enabled after Conversion ( CS Tied Low)
Figure 24. Using CS to Control Conversion and Read Timing
Figure 25. Using CS and BYTE to Control Data Bus
12
Submit Documentation Feedback