Datasheet

www.ti.com
ADS8411
SLAS369B – APRIL 2002 – REVISED DECEMBER 2004
SPECIFICATIONS (continued)
T
A
= –40 ° C to 85 ° C, +VA = 5 V, +VBD = 3 V or 5 V, V
ref
= 4.096 V, f
SAMPLE
= 2 MHz (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
INTERNAL REFERENCE OUTPUT
From 95% (+VA), with 1
Internal reference start-up time 120 ms
µF storage capacitor
V
ref
Reference voltage IOUT = 0 4.065 4.096 4.13 V
Source current Static load 10 µA
Line regulation +VA = 4.75 ~ 5.25 V 0.6 mV
Drift IOUT = 0 36 PPM/ ° C
DIGITAL INPUT/OUTPUT
Logic family — CMOS
V
IH
High level input voltage I
IH
= 5 µA +VBD – 1 +VBD + 0.3
V
IL
Low level input voltage I
IL
= 5 µA –0.3 0.8
V
V
OH
High level output voltage I
OH
= 2 TTL loads +VBD – 0.6 +VBD
V
OL
Low level output voltage I
OL
= 2 TTL loads 0 0.4
Data format — straight binary
POWER SUPPLY REQUIREMENTS
+VBD 2.7 3 5.25 V
Power supply voltage
+VA 4.75 5 5.25 V
+VA Supply current
(8)
f
s
= 2 MHz 35 38 mA
P
D
Power dissipation
(8)
f
s
= 2 MHz 175 190 mW
TEMPERATURE RANGE
T
A
Operating free-air –40 85 ° C
(8) This includes only +VA current. +VBD current is typically 1 mA with 5-pF load capacitance on output pins.
4