Datasheet

www.ti.com
CS
CONVST
CONVST_QUAL
(Device Internal)
DEVICE STATE
BUSY
t
w2
t
su2
t
h1
t
d4
t
quiet2
t
su1
t
su4
t
d1
t
quiet1
t
quiet2
t
quiet1
t
d2
SAMPLE CONVERT SAMPLE
t
CONV
t
acq1
t
quiet3
t
quiet2
t
quiet1
t
quiet2
t
quiet1
CS
CONVST
CONVST_QUAL
(Device Internal)
DEVICE STATE
BUSY
t
w2
t
h4
t
su4
CS
t
d2
SAMPLE CONVERT SAMPLE
t
CONV
t
acq1
t
quiet3
WAIT
ADS8382
SLAS416B – JUNE 2004 – REVISED NOVEMBER 2004
Figure 43. Back-to-Back Conversion and Sample
3. Wait/Nap entry stimulus:
The device enters the wait or nap phase at the end of the conversion if the sample start command is not
given. This is shown in Figure 44 .
Figure 44. Convert and Sample with Wait
If lower power dissipation is desired and throughput can be compromised, a nap state can be inserted in
between cycles (as shown in Figure 45 ). The device enters a low power (3 mA) state called nap if the end of
the conversion happens when CONVST_QUAL is low. The cost for using this special wait state is a longer
sampling time (t
acq2
) plus the nap time.
17