Datasheet
ADS8329
#1
SDI
SDO
ADS8329
#2
SDI
SDO
ADS8329
#3
SDI
SDO
MicroController
SDISDOGPIO1 GPIO2 GPIO3
Programdevice#1CFR_D[7:5]=XX0b
INT
CS
CONVST
CS
CONVST
CS
CONVST
EOC/INT
CDI CDI
Programdevice#2and#3CFR_D[7:5]=XX1b
SCLK
SCLKSCLK SCLK
CONVST #1,
CONVST
CONVST
#2,
#3
EOC#1
(activelow)
INT #3
(active low)
CS/FS#2,
/FS#3CS
SCLK#1,
SCLK#2,
SCLK#3
SDO#1,
CDI#2
SDO#2,
CDI#3
SDO#3
SDI#1,
SDI#2,
SDI#3
CONFIGURE
READResult READResult
EOS
EOC
EOS
Nth
Nthfrom#1
Nthfrom#1 Nthfrom#1N − 1thfrom#2
Nthfrom#3 N − 1thfrom#2 Nthfrom#1
1110............ 1101b
1101b
1 ..................16
Cascaded ManualTrigger/ReadWhileSampling
(Use internalCCLK,EOCactivelow,and activelow)heldINT CS
low duringtheNtimes16bitstransfercycle.
Hi-Z Hi-Z
Hi-Z
Hi-Z
1 ..................16 1..................16
Hi-Z
Hi-Z
CS/FS#1
t
CONV
=18CCLKs
t
d(SDO-CDI)
t
SAMPLE1
=3CCLKsmin
t
d(CSR-EOS)
=20nsmin
t
d(CSR-EOS)
=20nsmin
t
d(SDO-CDI)
ADS8329
ADS8330
www.ti.com
................................................................................................................................................... SLAS516C – DECEMBER 2006 – REVISED JULY 2009
Figure 59. Multiple Converters Connected Using Chain Mode
When multiple converters are used in chain mode, the first converter is configured in regular mode while the rest
of the converters downstream are configured in chain mode. When a converter is configured in chain mode, the
CDI input data goes straight to the output register, therefore the serial input data passes through the converter
with a 16 SCLK (if the TAG feature is disabled) or a 24 SCLK delay, as long as CS is active. See Figure 60 for
detailed timing. In this timing the conversion in each converters are done simultaneously.
Figure 60. Simplified Cascade Mode Timing with Shared CONVST and Continuous CS
Copyright © 2006 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 33
Product Folder Link(s): ADS8329 ADS8330