Datasheet

ADS8329
ADS8330
www.ti.com ................................................................................................................................................... SLAS516C – DECEMBER 2006 – REVISED JULY 2009
ADS8329 Terminal Functions
NO.
NAME QFN TSSOP I/O DESCRIPTION
AGND 15 5 — Analog ground
BDGND 8 14 — Interface ground
CONVST 3 9 I Freezes sample and hold, starts conversion with next rising edge of internal clock
Status output. If programmed as EOC, this pin is low (default) when a conversion is in
progress. If programmed as an interrupt ( INT), this pin is low for a preprogrammed
EOC/ INT/ CDI 4 10 O duration after the end of conversion and valid data are to be output. The polarity of
EOC or INT is programmable. This pin can also be used as a chain data input when
the device is operated in chain mode.
5 11 I Frame sync signal for TMS320 DSP serial interface or chip select input for SPI
FS/ CS
interface slave select (SS – ).
+IN 13 3 I Noninverting input
– IN 14 4 I Inverting input, usually connected to ground
NC 2 8 — No connection.
REF+ 1 7 I External reference input.
REF – 16 6 I Connect to AGND through individual via.
RESERVED 12 2 I Connect to AGND or +VA
SCLK 9 15 I Clock for serial interface
SDI 6 12 I Serial data in
SDO 7 13 O Serial data out
+VA 11 1 Analog supply, +2.7 V to +5.5 VDC.
+VBD 10 16 Interface supply
ADS8330 Terminal Functions
NO.
NAME QFN TSSOP I/O DESCRIPTION
AGND 15 5 — Analog ground
BDGND 8 14 — Interface ground
COM 14 4 I Common inverting input, usually connected to ground
CONVST 3 9 I Freezes sample and hold, starts conversion with next rising edge of internal clock
Status output. If programmed as EOC, this pin is low (default) when a conversion is in
progress. If programmed as an interrupt ( INT), this pin is low for a preprogrammed
EOC/ INT/ CDI 4 10 O duration after the end of conversion and valid data are to be output. The polarity of
EOC or INT is programmable. This pin can also be used as a chain data input when
the device is operated in chain mode.
5 11 I Frame sync signal for TMS320 DSP serial interface or chip select input for SPI
FS/ CS
interface
+IN1 12 2 I Second noninverting input.
+IN0 13 3 I First noninverting input
NC 2 8 — No connection.
REF+ 1 7 I External reference input.
REF – 16 6 I Connect to AGND through individual via.
SCLK 9 15 I Clock for serial interface
SDI 6 12 I Serial data in (conversion start and reset possible)
SDO 7 13 O Serial data out
+VA 11 1 Analog supply, +2.7 V to +5.5 VDC.
+VBD 10 16 Interface supply
Copyright © 2006 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): ADS8329 ADS8330