Datasheet

ADS8327
ADS8328
www.ti.com SLAS415E – APRIL 2006– REVISED JANUARY 2011
TIMING CHARACTERISTICS
All specifications typical at –40°C to 85°C, +VA = +VBD = 5 V
(1) (2)
PARAMETER MIN TYP MAX UNIT
External,
0.5 10.5
f
CCLK
= 1/2 f
SCLK
f
CCLK
Frequency, conversion clock, CCLK MHz
Internal
f
CCLK
= 1/2 f
SCLK
10.9 12 12.6
t
su(CSF-EOC)
Setup time, falling edge of CS to EOC 1 CCLK
t
h(CSF-EOC)
Hold time, falling edge of CS to EOC 0 ns
t
wL(CONVST)
Pulse duration, CONVST low 40 ns
t
su(CSF-EOS)
Setup time, falling edge of CS to EOS 20 ns
t
h(CSF-EOS)
Hold time, falling edge of CS to EOS 20 ns
t
su(CSR-EOS)
Setup time, rising edge of CS to EOS 20 ns
t
h(CSR-EOS)
Hold time, rising edge of CS to EOS 20 ns
Setup time, falling edge of CS to first falling
t
su(CSF-SCLK1F)
5 ns
SCLK
t
wL(SCLK)
Pulse duration, SCLK low 8 t
c(SCLK)
– 8 ns
t
wH(SCLK)
Pulse duration, SCLK high 8 t
c(SCLK)
– 8 ns
I/O Clock only 20
I/O and conversion clock 47.6 2000
t
c(SCLK)
Cycle time, SCLK ns
I/O Clock, chain mode 20
I/O and conversion clock,
47.6 2000
chain mode
Delay time, falling edge of SCLK to SDO
t
d(SCLKF-SDOINVALID)
10-pF Load 2 ns
invalid
Delay time, falling edge of SCLK to SDO
t
d(SCLKF-SDOVALID)
10-pF Load 10 ns
valid
Delay time, falling edge of CS to SDO
t
d(CSF-SDOVALID)
10-pF Load 8.5 ns
valid, SDO MSB output
t
su(SDI-SCLKF)
Setup time, SDI to falling edge of SCLK 8 ns
t
h(SDI-SCLKF)
Hold time, SDI to falling edge of SCLK 4 ns
Delay time, rising edge of CS/FS to SDO
t
d(CSR-SDOZ)
5 ns
3-state
Setup time, 16th falling edge of SCLK
t
su(16th SCLKF-CSR)
10 ns
before rising edge of CS/FS
Delay time, CDI high to SDO high in
t
d(SDO-CDI)
10-pF Load, chain mode 16 ns
daisy-chain mode
(1) All input signals are specified with t
r
= t
f
= 1.5 ns (10% to 90% of V
DD
) and timed from a voltage level of (V
IL
+ V
IH
)/2.
(2) See timing diagrams.
© 2006–2011, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): ADS8327 ADS8328