Datasheet

1 2 3 54 6 7
15
16
14
MSB−1 MSB−2 MSB−3
MSB−4
MSB−5 MSB−6 LSB+2 LSB+1 LSB
MSB−1 MSB−2 MSB−3 MSB−4 MSB−5 MSB−6 LSB+2 LSB+1 LSB
MSB
t
su(CSF−SCLK1F)
CS/FS
t
d(CSF−SDOVALID)
t
su(SDI−SCLKF)
t
h(SDI−SCLKF)
t
d(SCLKF−SDOINVALID)
t
d(SCLKF−SDOVALID)
t
d(CSR−SDOZ)
t
su(16thSCLK−CSR)
t
wL(SCLK)
t
wH(SCLK)
t
c(SCLK)
SCLK
SDO
SDI
Hi−Z
MSB
ADS8327
ADS8328
SLAS415E APRIL 2006 REVISED JANUARY 2011
www.ti.com
Figure 5. Detailed SPI Transfer Timing
Figure 6. Simplified Dual Channel Timing
14 Submit Documentation Feedback © 20062011, Texas Instruments Incorporated
Product Folder Link(s): ADS8327 ADS8328