Datasheet

www.ti.com
ADS8325
SBAS226C – MARCH 2002 – REVISED AUGUST 2007
TIMING INFORMATION (continued)
Table 1. Timing Characteristics
SYMBOL DESCRIPTION MIN TYP MAX UNIT
t
SMPL
Analog Input Sample Time 4.5 5.0 Clk Cycles
t
CONV
Conversion Time 16 Clk Cycles
t
CYC
Throughput Rate 100 kHz
t
CSD
CS Falling to DCLOCK LOW 0 ns
t
SUCS
CS Falling to DCLOCK Rising 20 ns
t
HDO
DCLOCK Falling to Current D
OUT
Not Valid 5 15 ns
t
DIS
CS Rising to DOUT 3-State 70 100 ns
t
EN
DCLOCK Falling to D
OUT
Enabled 20 50 ns
t
F
D
OUT
Fall Time 5 25 ns
t
R
D
OUT
Rise Time 7 25 ns
Copyright © 2002 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): ADS8325