Datasheet

ADS8324
10
SBAS172A
www.ti.com
FIGURE 6. Timing Diagrams and Test Circuits for the Parameters in Table I.
POWER DISSIPATION
The architecture of the converter, the semiconductor fabrica-
tion process, and a careful design allow the ADS8324 to
convert at up to a 50kHz rate while requiring very little
power. Still, for the absolute lowest power dissipation, there
are several things to keep in mind.
The power dissipation of the ADS8324 scales directly with
the conversion rate. Therefore, the first step to achieving the
lowest power dissipation is to find the lowest conversion rate
that will satisfy the requirements of the system.
In addition, the ADS8324 is in power-down mode under two
conditions: when the conversion is complete and whenever
CS is HIGH (see Figure 5). Ideally, each conversion should
occur as quickly as possible, preferably at a 1.2MHz clock
rate. This way, the converter spends the longest possible
time in the power-down mode. This is very important as the
converter not only uses power on each DCLOCK transition
(as is typical for digital CMOS components) but also uses
some current for the analog circuitry, such as the compara-
tor. The analog section dissipates power continuously, until
the power-down mode is entered.
D
OUT
0.9V
Test Point
3kΩ
30pF
C
LOAD
Load Circuit for t
dDO
, t
r
, and t
f
Voltage Waveforms for D
OUT
Rise and Fall Times, t
r
, t
f
Voltage Waveforms for D
OUT
Delay Times, t
dDO
Voltage Waveforms for t
dis
NOTES: (1) Waveform 1 is for an output with internal conditions such that the output
is HIGH unless disabled by the output control. (2) Waveform 2 is for an output with
internal conditions such that the output is LOW unless disabled by the output control.
Voltage Waveforms for t
en
Load Circuit for t
dis
and t
en
t
r
D
OUT
V
OH
V
OL
t
f
D
OUT
Test Point
t
dis
Waveform 2, t
en
V
CC
t
dis
Waveform 1
30pF
C
LOAD
3kΩ
t
dis
CS/SHDN
D
OUT
Waveform 1
(1)
D
OUT
Waveform 2
(2)
90%
10%
V
IH
5
B11
6
t
en
CS/SHDN
DCLOCK
V
OL
D
OUT
t
dDO
D
OUT
DCLOCK
V
OH
V
OL
V
IL
t
hDO