Datasheet

! "  #$%  & &! 
&' &()    *"&&+ *,$-+ *,$ 
&./01
SBAS253E − MAY 2003 − REVISED JULY 2006
www.ti.com
40
3.6.2 Offset Registers (01
H
to 0C
H
)
The Offset Registers are stored at the addresses 01
H
to 0C
H
. The Offset Registers are 10 bits wide and
represented in the two’s complement format. The sign bit is copied in bit locations 15 to 10. This copy is only
performed by a read access (that is, bits 15 to 10 must not be correctly set, in order to achieve the copy of
the sign bit). The data format is shown in Table 1−13. The valid offset adjustment values are from –511 (201
H
)
to +511 (1FF
H
). The value –512 (200
H
) is not allowed.
Table 1−13. Offset Registers
R0
R0 R0 R0 R0 R0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0
D9 D9 D9 D9 D9 D9 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
Bit 15−9: D9: The MSB of the offset
Bit 8−0: D9−0: The 10 bits of the offset value
3.6.3 Gain Registers (0D
H
to 18
H
)
The Gain Registers are stored at the addresses 0D
H
to 18
H
. The Gain Registers are 12 bits wide. The gain
value is stored in a straight binary format. The data format is shown in Table 1−14.
Table 1−14. Gain Registers
R0
R0 R0 R0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0
0 0 0 0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
Bit 15−12: Always read as ‘0’; don’t care at write
Bit 11−0: D11−0: The 12 bits of the gain value
3.6.4 WINDAC Register (19
H
)
The WINDAC Register is located in address 19
H
. The WINDAC Register sets the output of the 8-bit DAC used
by the window comparators. The word is in 8-bit straight binary format. The output voltage is a function of the
register value and the internal reference voltage. (See Table 1−3.) The format of the data word is shown in
Table 1−15.
Table 1−15. WINDAC Register
R0
R0 R0 R0 R0 R0 R0 R0 RW0 RW0 RW0 RW0 RW0 RW0 RW0 RW0
D7 D7 D7 D7 D7 D7 D7 D7 D7 D6 D5 D4 D3 D2 D1 D0
bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
Bit 15−8: D7: MSB from DAC input data
Bit 7−0: D7−0: The 8 bits input to Digital-to-Analog Converter