Datasheet

! "  #$%  & &! 
&' &()    *"&&+ *,$-+ *,$ 
&./01
SBAS253E − MAY 2003 − REVISED JULY 2006
www.ti.com
29
3.3.1 SPI Timing Characteristics
(1)
Over recommended operating free-air temperature range at –40_C to +85_C, AV
DD
= 5V, BV
DD
= 3V − 5V.
PARAMETER
SYMBOL MIN MAX UNIT
SPICLK Period t
C1
40 ns
SPICLK HIGH or LOW Time t
W1
10 ns
Delay Time from SPISTE Falling to SPICLK Rising Edge t
D1
15 ns
Delay Time from SPISTE Falling to SPISOMI not Tristate t
D2
15 ns
Data Setup Time t
SU1
10 ns
Input Data Hold Time t
H1
10 ns
Output Data Delay Time t
D3
10 ns
Enable Lag Time t
D4
15 ns
SPISOMI Disable Time t
D5
15 ns
Sequential Transfer Delay t
W2
30 ns
(1) All input signals are specified with t
R
= t
F
= 5ns (10% to 90% of BV
DD
) and timed from a voltage level of (V
IL
+ V
IH
)/2.
SPISTE
SPICLK
SPISIMO
SPISOMI
t
C1
t
D4
t
D3
t
D5
t
W2
t
H1
t
D1
t
D2
t
SU1
t
W1
Command Bit
R/W
Address
A0
Data IN
D15 (MSB)
Data IN
D0 (LSB)
D14
Data OUT
D15 (MSB)
Data OUT
D0 (LSB)
D14
Don’t
Care
Address
A5
123891024
Figure 1−13. SPI Access