Datasheet

SNR − dBFS
73
74
75
76
77
78
79
T − Temperature − °C
84
86
88
90
92
94
96
−40 −20 0 20 40 60 80
SFDR − dBc
G065
f
IN
= 50.1 MHz
SNR
SFDR
50
55
60
65
70
75
80
85
90
Input Amplitude − dBFS
30
40
50
60
70
80
90
100
110
−60 −50 −40 −30 −20 −10 0
f
IN
= 20 MHz
SFDR − dBc, dBFS
G066
SNR − dBFS
SFDR (dBc)
SFDR (dBFS)
SNR (dBFS)
SNR − dBFS
71
72
73
74
75
76
Input Clock Duty Cycle − %
85
87
89
91
93
95
35 40 45 50 55 60 65
SFDR − dBc
G068
SNR
SFDR
f
IN
= 20.1 MHz
SNR − dBFS
72
73
74
75
76
77
78
79
80
80
82
84
86
88
90
92
94
96
0.5 1.0 1.5 2.0 2.5 3.0
SFDR − dBc
Input Clock Amplitude − V
PP
G067
SNR
SFDR
f
IN
= 50.1 MHz
f
S
− Sampling Frequency − MSPS
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
0 10 20 30 40 50 60
P
D
− Power Dissipation − W
G069
LVDD
AVDD
Output Code
0
5
10
15
20
25
30
35
40
8189 8190 8191 8192 8193 8194 8195 8196 8197
Occurence − %
G070
RMS (LSB) = 1.027
ADS6445, ADS6444
ADS6443, ADS6442
SLAS531B –MAY 2007–REVISED DECEMBER 2009 www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V
PP
differential
clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT
(unless otherwise noted)
PERFORMANCE vs TEMPERATURE PERFORMANCE vs INPUT AMPLITUDE
Figure 70. Figure 71.
PERFORMANCE vs CLOCK AMPLITUDE (differential) PERFORMANCE vs CLOCK DUTY CYCLE
Figure 72. Figure 73.
OUTPUT NOISE HISTOGRAM WITH
POWER DISSIPATION vs SAMPLING FREQUENCY INPUTS TIED TO COMMON-MODE
Figure 74. Figure 75.
44 Submit Documentation Feedback Copyright © 2007–2009, Texas Instruments Incorporated
Product Folder Link(s): ADS6445, ADS6444 ADS6443, ADS6442