Datasheet
f
IN
− Input Frequency − MHz
76
78
80
82
84
86
88
90
92
94
96
0 50 100 150 200 250
SFDR − dBc
G041
Gain = 0 dB
Gain = 3.5 dB
f
IN
− Input Frequency − MHz
66
67
68
69
70
71
72
73
74
75
76
0 50 100 150 200 250
SNR − dBFS
G042
Gain = 0 dB
Gain = 3.5 dB
f
IN
− Input Frequency − MHz
76
78
80
82
84
86
88
90
92
94
10 30 50 70 90 110 130 150 170 190 210 230
SFDR − dBc
G043
Input adjusted to get −1dBFS input
1 dB
6 dB
2 dB
4 dB
3 dB
5 dB
0 dB
f
IN
− Input Frequency − MHz
65
66
67
68
69
70
71
72
73
74
75
20 40 60 80 100 120 140 160 180 200 220
SINAD − dBFS
G044
2 dB
5 dB
1 dB
0 dB
3 dB
3.5 dB
4 dB
6 dB
SNR − dBFS
72
73
74
75
76
77
78
AV
DD
− Supply Voltage − V
82
84
86
88
90
92
94
3.0 3.1 3.2 3.3 3.4 3.5 3.6
SFDR − dBc
G045
SNR
SFDR
f
IN
= 50.1 MHz
LV
DD
= 3.3 V
SNR − dBFS
70
71
72
73
74
75
76
LV
DD
− Supply Voltage − V
86
87
88
89
90
91
92
3.0 3.1 3.2 3.3 3.4 3.5 3.6
SFDR − dBc
G046
f
IN
= 50.1 MHz
AV
DD
= 3.3 V
SNR
SFDR
ADS6445, ADS6444
ADS6443, ADS6442
www.ti.com
SLAS531B –MAY 2007–REVISED DECEMBER 2009
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V
PP
differential
clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT
(unless otherwise noted)
SFDR vs INPUT FREQUENCY SNR vs INPUT FREQUENCY
Figure 46. Figure 47.
SFDR vs INPUT FREQUENCY ACROSS GAINS SINAD vs INPUT FREQUENCY ACROSS GAINS
Figure 48. Figure 49.
PERFORMANCE vs AVDD PERFORMANCE vs LVDD
Figure 50. Figure 51.
Copyright © 2007–2009, Texas Instruments Incorporated Submit Documentation Feedback 39
Product Folder Link(s): ADS6445, ADS6444 ADS6443, ADS6442