Datasheet
ADS6445, ADS6444
ADS6443, ADS6442
www.ti.com
SLAS531B –MAY 2007–REVISED DECEMBER 2009
DESCRIPTION OF PARALLEL PINS
Table 5. SCLK, SDATA Control Pins
SCLK SDATA DESCRIPTION
LOW LOW NORMAL conversion.
SYNC – ADC outputs sync pattern on all channels. This pattern can be used by the receiver to align the
LOW HIGH
deserialized data to the frame boundary. See Capture Test Patterns for details.
POWER DOWN – Global power down, all channels of the ADC are powered down, including internal references,
HIGH LOW
PLL and output buffers.
DESKEW – ADC outputs deskew pattern on all channels. This pattern can be used by the receiver to ensure
HIGH HIGH
deserializer uses the right clock edge. See Capture Test Patterns for details.
Table 6. SEN Control Pin
SEN DESCRIPTION
0 External reference and 0 dB coarse gain (full-scale = 2 V
PP
)
(3/8)LVDD External reference and 3.5 dB coarse gain (full-scale = 1.34 V
PP
)
(5/8)LVDD Internal reference and 3.5 dB coarse gain (full-scale = 1.34 V
PP
)
LVDD Internal reference and 0 dB coarse gain (full-scale = 2 V
PP
)
Independent of the programming mode used, after power-up the parallel pins PDN, CFG1 to CFG4 will
automatically configure the device as per the voltage applied (refer to Table 7 to Table 11).
Table 7. PDN Control Pin
PDN DESCRIPTION
0 Normal operation
AVDD Power down global
Table 8. CFG1 Control Pin
CFG1 DESCRIPTION
0 (default) DDR Bit clock and 1-wire interface
+ 200mV
(3/6) LVDD Not used
+/- 200mV
(5/6) LVDD SDR Bit clock and 2-wire interface
+/- 200mV
LVDD DDR Bit clock and 2-wire interface
- 200mV
Table 9. CFG2 Control Pin
CFG2 DESCRIPTION
0 (default) 14x Serialization and capture at falling edge of bit clock (only in 2-wire SDR bit clock mode)
+ 200mV
(3/6) LVDD 16x Serialization and capture at falling edge of bit clock (only in 2-wire SDR bit clock mode)
+/- 200mV
(5/6) LVDD 16x Serialization and capture at rising edge of bit clock (only in 2-wire SDR bit clock mode)
+/- 200mV
LVDD 14x Serialization and capture at rising edge of bit clock (only in 2-wire SDR bit clock mode)
- 200mV
Table 10. CFG3 Control Pin
CFG3 RESERVED - TIE TO GROUND
Copyright © 2007–2009, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): ADS6445, ADS6444 ADS6443, ADS6442