Datasheet

f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40
Amplitude − dB
G037
SFDR = 89 dBc
SINAD = 74.15 dBFS
SNR = 74.55 dBFS
THD = 83.74 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40
Amplitude − dB
G038
SFDR = 89.82 dBc
SINAD = 74.02 dBFS
SNR = 74.13 dBFS
THD = 88.99 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40
Amplitude − dB
G039
SFDR = 84.34 dBc
SINAD = 72.39 dBFS
SNR = 72.76 dBFS
THD = 82.19 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40
Amplitude − dB
G040
f
IN
1 = 190.1 MHz, –7 dBFS
f
IN
2 = 185.3 MHz, –7 dBFS
2-Tone IMD = −93 dBFS
SFDR = −98 dBFS
f
IN
− Input Frequency − MHz
80
82
84
86
88
90
92
94
96
98
0 25 50 75 100 125 150 175 200
SFDR − dBc
G041
Gain = 0 dB
Gain = 3.5 dB
f
IN
− Input Frequency − MHz
70
71
72
73
74
75
76
0 25 50 75 100 125 150 175 200
SNR − dBFS
G042
Gain = 0 dB
Gain = 3.5 dB
ADS62P45, ADS62P44
ADS62P43, ADS62P42
www.ti.com SLAS561C –JULY 2007– REVISED FEBRUARY 2012
TYPICAL CHARACTERISTICS - ADS62P43 (F
S
= 80 MSPS)
All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V
PP
differential
clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output
interface (unless otherwise noted)
FFT for 20 MHz INPUT SIGNAL FFT for 70 MHz INPUT SIGNAL
Figure 43. Figure 44.
FFT for 190 MHz INPUT SIGNAL INTERMODULATION DISTORTION (IMD) vs FREQUENCY
Figure 45. Figure 46.
SFDR vs INPUT FREQUENCY SNR vs INPUT FREQUENCY
Figure 47. Figure 48.
Copyright © 2007–2012, Texas Instruments Incorporated Submit Documentation Feedback 39
Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42