Datasheet

f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50
Amplitude − dB
G019
SFDR = 88.26 dBc
SINAD = 73.81 dBFS
SNR = 73.94 dBFS
THD = 88 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50
Amplitude − dB
G020
SFDR = 84.45 dBc
SINAD = 73.45 dBFS
SNR = 73.8 dBFS
THD = 83.4 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50
Amplitude − dB
G021
SFDR = 82.36 dBc
SINAD = 71.57 dBFS
SNR = 72.09 dBFS
THD = 80.05 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50
Amplitude − dB
G022
f
IN
1 = 190.1 MHz, –7 dBFS
f
IN
2 = 185.3 MHz, –7 dBFS
2-Tone IMD = –87 dBFS
SFDR = –90 dBFS
f
IN
− Input Frequency − MHz
76
78
80
82
84
86
88
90
92
94
96
0 25 50 75 100 125 150 175 200
SFDR − dBc
G023
Gain = 0 dB
Gain = 3.5 dB
f
IN
− Input Frequency − MHz
70
71
72
73
74
75
76
0 25 50 75 100 125 150 175 200
SNR − dBFS
G024
Gain = 0 dB
Gain = 3.5 dB
ADS62P45, ADS62P44
ADS62P43, ADS62P42
SLAS561C JULY 2007 REVISED FEBRUARY 2012
www.ti.com
TYPICAL CHARACTERISTICS - ADS62P44 (F
S
= 105 MSPS)
All plots are at 25°C, AVDD = DRVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V
PP
differential
clock amplitude, 50% clock duty cycle, 1 dBFS differential analog input, internal reference mode, 0 dB gain, CMOS output
interface (unless otherwise noted)
FFT for 20 MHz INPUT SIGNAL FFT for 70 MHz INPUT SIGNAL
Figure 26. Figure 27.
FFT for 190 MHz INPUT SIGNAL INTERMODULATION DISTORTION (IMD) vs FREQUENCY
Figure 28. Figure 29.
SFDR vs INPUT FREQUENCY SNR vs INPUT FREQUENCY
Figure 30. Figure 31.
36 Submit Documentation Feedback Copyright © 20072012, Texas Instruments Incorporated
Product Folder Link(s): ADS62P45, ADS62P44 ADS62P43, ADS62P42