Datasheet

4.1.1 Quick-Test Results
Connecting to FPGA Platforms www.ti.com
The user can make the jumper setting as mentioned in Table 1 . In this configuration, the EVM uses an
external clock source from J19 and a direct input signal J6 (Channel A) or J3 (Channel B) to the ADC.
This setup uses Power Option 2 (Table 3 ), Analog Input Option 1 (Table 5 ), and Clock Option 1 (Table 7 ),
which is the default on the EVM. Figure 10 shows the ADC performance capture using TSW1200 with the
input signal of a 57.6-MHz frequency and clock frequency of 250 MHz with ADS62PXX.
Figure 10. Quick-Setup Test Result
ADS62PXXEVM 22 SLAU237A – May 2008 – Revised April 2009
Submit Documentation Feedback