Datasheet

www.ti.com
ADS6125, ADS6124
ADS6123, ADS6122
SLAS560A – OCTOBER 2007 – REVISED MARCH 2008
ELECTRICAL CHARACTERISTICS (continued)
Typical values are at 25 ° C, min and max values are across the full temperature range T
MIN
= – 40 ° C to T
MAX
= 85 ° C, AVDD =
DRVDD = 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, – 1 dBFS differential analog input, internal
reference mode, applies to CMOS and LVDS interfaces, unless otherwise noted.
ADS6125 ADS6124 ADS6123 ADS6122
F
S
= 125 MSPS F
S
= 105 MSPS F
S
= 80 MSPS F
S
= 65 MSPS
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX
Fin = 10 MHz 88.5 90 91.5 93
Fin = 50 MHz 73 79.5 82.5 76 88 88
Fin = 70 MHz 82 73 83 83 76 85
THD 0 dB Gain 73.5 79 78 80
Fin = 170
Total harmonic dBc
3.5 dB Coarse
MHz
distortion
75 81 79 82
gain
0 dB Gain 71.5 75.5 76 76
Fin = 230
3.5 dB Coarse
MHz
72.5 77.5 78 78.5
gain
Fin = 10 MHz 96 96 97 98
Fin = 50 MHz 76 95 96 79 96 96
Fin = 70 MHz 91 76 92 93 79 93
HD2
0 dB Gain 81 83 83 86
Second
Fin = 170
dBc
harmonic
3.5 dB Coarse
MHz
82 84 84 87
distortion
gain
0 dB Gain 75 79 80 79
Fin = 230
3.5 dB Coarse
MHz
76 81 81 81
gain
Fin = 10 MHz 90 91 93 95
Fin = 50 MHz 76 80 83 79 89 89
Fin = 70 MHz 84 76 84 84 79 86
HD3 0 dB Gain 76 80 81 82
Fin = 170
Third harmonic dBc
3.5 dB Coarse
MHz
distortion
78 82 83 84
gain
0 dB Gain 75 77 79 79
Fin = 230
3.5 dB Coarse
MHz
76 79 81 82
gain
Fin = 10 MHz 93 94 96 97
Fin = 50 MHz 92 90 93 96
Worst spur Fin = 70 MHz 91 90 92 95
(Other than dBc
Fin = 170
HD2, HD3)
90 89 89 91
MHz
Fin = 230
90 88 89 90
MHz
IMD
2-Tone F1 = 185 MHz, F2 = 190 MHz
83 82 84 88 dBFS
intermodulation Each tone at -7 dBFS
distortion
Recovery to within 1% (of final
Input overload clock
value) for 6-dB overload with sine 1 1 1 1
recovery cycles
wave input
PSRR
AC Power For 100 mVpp signal on AVDD
35 35 35 35 dBc
supply rejection supply
ratio
Copyright © 2007 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): ADS6125, ADS6124 ADS6123, ADS6122