Datasheet

www.ti.com
ELECTRICAL CHARACTERISTICS
ADS6125, ADS6124
ADS6123, ADS6122
SLAS560A – OCTOBER 2007 – REVISED MARCH 2008
Typical values are at 25 ° C, min and max values are across the full temperature range T
MIN
= – 40 ° C to T
MAX
= 85 ° C, AVDD =
DRVDD = 3.3 V, maximum rated sampling frequency, 50% clock duty cycle, – 1 dBFS differential analog input, internal
reference mode, applies to CMOS and LVDS interfaces, unless otherwise noted.
ADS6125 ADS6124 ADS6123 ADS6122
F
S
= 125 MSPS F
S
= 105 MSPS F
S
= 80 MSPS F
S
= 65 MSPS
PARAMETER UNIT
MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX
RESOLUTION 12 12 12 12 Bits
ANALOG INPUT
Differential input voltage range 2 2 2 2 V
PP
Differential input resistance (at dc)
> 1 > 1 > 1 > 1 M Ω
see Figure 91
Differential input capacitance
7 7 7 7 pF
see Figure 92
Analog input bandwidth 450 450 450 450 MHz
Analog input common mode current
180 151 114 92 µ A
(per input pin of each ADC)
REFERENCE VOLTAGES
VREFB Internal reference bottom voltage 1 1 1 1 V
VREFT Internal reference top voltage 2 2 2 2 V
Δ V
REF
Internal reference error
-20 ± 5 20 -20 ± 5 20 -20 ± 5 20 -20 ± 5 20 mV
(VREFT – VREFB)
V
CM
Common mode output voltage 1.5 1.5 1.5 1.5 V
DC ACCURACY
No missing codes Specified Specified Specified Specified
E
O
Offset error -10 ± 2 10 -10 ± 2 10 -10 ± 2 10 -10 ± 2 10 mV
Offset error temperature coefficient 0.05 0.05 0.05 0.05 mV/ ° C
There are two sources of gain error – internal reference inaccuracy and channel gain error
E
GREF
Gain error due to internal reference
-1 0.25 1 -1 0.25 1 -1 0.25 1 -1 0.25 1 % FS
inaccuracy alone, ( Δ V
REF
/2) %
E
GCHAN
Gain error of channel alone
(1)
-1 ± 0.3 1 -1 ± 0.3 1 -1 ± 0.3 1 -1 ± 0.3 1 % FS
Channel gain error temperature
0.005 0.005 0.005 0.005 Δ %/ ° C
coefficient
DNL Differential nonlinearity -0.75 ± 0.6 2 -0.75 ± 0.6 2 -0.75 ± 0.5 2 -0.75 ± 0.5 2 LSB
INL Integral nonlinearity -2 ± 1 2 -2 ± 1 2 -2 ± 1 2 -2 ± 1 2 LSB
POWER SUPPLY
I
AVDD
Analog supply current 123 110 94 84 mA
Digital supply current, CMOS
interface
I
DRVDD
6.1 5.4 4.5 4.0 mA
DRVDD = 1.8 V
No load capacitance, F
IN
= 2 MHZ
(2)
Digital supply current, LVDS interface
I
DRVDD
DRVDD = 3.3 V 42 42 42 42 mA
With 100 Ω external termination
Total power, CMOS 417 625 374 525 318 440 285 400 mW
Global power down 30 60 30 60 30 60 30 60 mW
(1) This is specified by design and characterization; it is not tested in production.
(2) In CMOS mode, the DRVDD current scales with the sampling frequency and the load capacitance on output pins (see Figure 84 ).
Copyright © 2007 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): ADS6125, ADS6124 ADS6123, ADS6122