Datasheet
www.ti.com
ADS6125, ADS6124
ADS6123, ADS6122
SLAS560A – OCTOBER 2007 – REVISED MARCH 2008
Table 14. Pin Assignments – LVDS Mode (continued)
PIN PIN NUMBER
PIN NAME DESCRIPTION
TYPE NUMBER OF PINS
CLKOUTP Differential output clock, true O 26 1
CLKOUTM Differential output clock, complement O 25 1
D0_D1_P Differential output data D0 and D1 multiplexed, true O 20 1
D0_D1_M Differential output data D0 and D1 multiplexed, complement. O 19 1
D2_D3_P Differential output data D2 and D3 multiplexed, true O 22 1
D2_D3_M Differential output data D2 and D3 multiplexed, complement O 21 1
D4_D5_P Differential output data D4 and D5 multiplexed, true O 24 1
D4_D5_M Differential output data D4 and D5 multiplexed, complement O 23 1
D6_D7_P Differential output data D6 and D7 multiplexed, true O 28 1
D6_D7_M Differential output data D6 and D7 multiplexed, complement O 27 1
D8_D9_P Differential output data D8 and D9 multiplexed, true O 30 1
D8_D9_M Differential output data D8 and D9 multiplexed, complement O 29 1
D10_D11_P Differential output data D10 and D11 multiplexed, true O 32 1
D10_D11_M Differential output data D10 and D11 multiplexed, complement O 31 1
DRVDD Digital supply I 1 1
Digital ground. I PAD 1
DRGND Connect the pad to the ground plane. See Board Design Considerations in application
information section.
NC Do not connect 17,18 2
24 Submit Documentation Feedback Copyright © 2007 – 2008, Texas Instruments Incorporated
Product Folder Link(s): ADS6125, ADS6124 ADS6123, ADS6122