Datasheet

ADS58B18
ADS58B19
SBAS487D – NOVEMBER 2009– REVISED JANUARY 2011 www.ti.com
DIGITAL CHARACTERISTICS
The dc specifications refer to the condition where the digital outputs are not switching but are permanently at a valid logic
level '0' or '1'. AVDD = 1.8V and DRVDD = 1.8V.
ADS58B18, ADS58B19
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
DIGITAL INPUTS (RESET, SCLK, SDATA, SEN, OE, SNRBoost_En)
High-level input voltage RESET, SCLK, SDATA, 1.3 V
SNRBoost_En, and SEN
support 1.8V and 3.3V CMOS
Low-level input voltage 0.4 V
logic levels
High-level input voltage 1.3 V
OE only supports 1.8V CMOS
logic levels
Low-level input voltage 0.4 V
High-level input current: SDATA, SCLK
(1)
V
HIGH
= 1.8V 10 µA
High-level input current: SEN
(2)
V
HIGH
= 1.8V 0 µA
Low-level input current: SDATA, SCLK V
LOW
= 0V 0 µA
Low-level input current: SEN V
LOW
= 0V –10 µA
DIGITAL OUTPUTS (CMOS INTERFACE: D0 TO D13, OVR_SDOUT)
High-level output voltage DRVDD – 0.1 DRVDD V
Low-level output voltage 0 0.1 V
DIGITAL OUTPUTS (LVDS INTERFACE: D0P/M TO D9_10_P/M, CLKOUTP/M)
High-level output voltage
(3)
V
ODH
Standard swing LVDS 270 +350 430 mV
Low-level output voltage
(3)
V
ODL
Standard swing LVDS –430 –350 –270 mV
High-level output voltage
(3)
V
ODH
Low swing LVDS +200 mV
Low-level output voltage
(3)
V
ODL
Low swing LVDS –200 mV
Output common-mode voltage V
OCM
0.85 1.05 1.25 V
(1) SDATA and SCLK have an internal 180kΩ pull-down resistor.
(2) SEN has an internal 180kΩ pull-up resistor to AVDD.
(3) With an external 100Ω termination.
6 Submit Documentation Feedback © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): ADS58B18 ADS58B19