Datasheet

50
55
60
65
70
75
80
0 50 100 150 200 250 300 350 400 450 500
Input Frequency (MHz)
SFDR (dBc)
54
54.5
55
55.5
56
56.5
57
0 50 100 150 200 250 300 350 400 450 500
Input Frequency (MHz)
SNR (dBFS)
48
52
56
60
64
68
72
76
80
84
0 0.5 1 1.5 2 2.5 3 3.5
Gain (dB)
SFDR (dBc)
150MHz
170MHz
220MHz
300MHz
400MHz
500MHz
53
54
55
56
57
58
0 0.5 1 1.5 2 2.5 3 3.5
Gain (dB)
SINAD (dBFS)
40MHz
150MHz
170MHz
220MHz
300MHz
400MHz
500MHz
ADS58B18
ADS58B19
www.ti.com SBAS487D – NOVEMBER 2009–REVISED JANUARY 2011
TYPICAL CHARACTERISTICS: ADS58B19 (continued)
At +25°C, AVDD = 1.8V, AVDD_BUF = 3.3V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock,
1.5V
PP
differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, DDR LVDS output interface, and
32k-point FFT, unless otherwise noted.
SFDR ACROSS INPUT FREQUENCY SNR ACROSS INPUT FREQUENCY
Figure 41. Figure 42.
SFDR ACROSS GAIN SINAD ACROSS GAIN
Figure 43. Figure 44.
© 2009–2011, Texas Instruments Incorporated Submit Documentation Feedback 39
Product Folder Link(s): ADS58B18 ADS58B19