Datasheet

−120
−110
−100
−90
−80
−70
−60
−50
−40
−30
−20
−10
0
0 20 40 60 80 100
Frequency (MHz)
Amplitude (dB)
A
IN
= −1dBFS
SFDR = 88.5dBc
SNR = 78.2dBFS
SINAD = 77.6dBFS
THD = 85.3dBc
Coeff1 = 0x0
Coeff2 = 0x0
BW = 47.5MHz to 52.5MHz
−120
−110
−100
−90
−80
−70
−60
−50
−40
−30
−20
−10
0
0 20 40 60 80 100
Frequency (MHz)
Amplitude (dB)
A
IN
= −40dBFS
SFDR = 56.9dBc
SNR = 83.8dBFS
SINAD = 83.5dBFS
THD = 55.4dBc
Coeff1 = 0x0
Coeff2 = 0x0
BW = 47.5MHz to 52.5MHz
−120
−110
−100
−90
−80
−70
−60
−50
−40
−30
−20
−10
0
0 20 40 60 80 100
Frequency (MHz)
Amplitude (dB)
A
IN
= −1dBFS
SFDR = 86.2dBc
SNR = 73.7dBFS
SINAD = 73.5dBFS
THD = 85.1dBc
Coeff1 = 0xf
Coeff2 = 0x1
BW = 40MHz to 60MHz
−120
−110
−100
−90
−80
−70
−60
−50
−40
−30
−20
−10
0
0 20 40 60 80 100
Frequency (MHz)
Amplitude (dB)
A
IN
= −40dBFS
SFDR = 55dBc
SNR = 77.7dBFS
SINAD = 77.5dBFS
THD = 52.3dBc
Coeff1 = 0xf
Coeff2 = 0x1
BW = 40MHz to 60MHz
ADS58B18
ADS58B19
www.ti.com SBAS487D – NOVEMBER 2009–REVISED JANUARY 2011
TYPICAL CHARACTERISTICS: ADS58B18 (continued)
At +25°C, AVDD = 1.8V, AVDD_BUF = 3.3V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock,
1.5V
PP
differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, DDR LVDS output interface, and
32k-point FFT, unless otherwise noted.
FFT FOR 150MHz INPUT SIGNAL FFT FOR 150MHz INPUT SIGNAL
(SNRBoost Enabled, 5MHz Bandwidth) (SNRBoost Enabled, 5MHz Bandwidth)
Figure 18. Figure 19.
FFT FOR 150MHz INPUT SIGNAL FFT FOR 150MHz INPUT SIGNAL
(SNRBoost Enabled, 20MHz Bandwidth) (SNRBoost Enabled, 20MHz Bandwidth)
Figure 20. Figure 21.
© 2009–2011, Texas Instruments Incorporated Submit Documentation Feedback 33
Product Folder Link(s): ADS58B18 ADS58B19