Datasheet

ADS58B18
ADS58B19
SBAS487D – NOVEMBER 2009– REVISED JANUARY 2011 www.ti.com
Register Address 3Dh (Default = 00h)
7 6 5 4 3 2 1 0
ENABLE
SNRBoost
DATA FORMAT OFFSET SNRBoost Coeff1
Enable
CORR
Bits[7:6] DATA FORMAT: Data format selection
These bits select the data format.
00 = The DFS pin controls data format selection
10 = Twos complement
11 = Offset binary
Bit 5 ENABLE OFFSET CORR: Offset correction setting
This bit sets the offset correction.
0 = Offset correction disabled
1 = Offset correction enabled
Bit 4 SNRBoost Enable: SNRBoost setting
This bit enables the SNRBoost.
0 = SNRBoost disabled
1 = SNRBoost enabled
Bits[3:0] SNRBoost Coeff1: SNRBoost coefficient 1
See the SNR Enhancement Using SNRBoost section.
Register Address 3Eh (Default = 00h)
7 6 5 4 3 2 1 0
SNRBoost Coeff2 0 0 0 0
Bits[7:4] SNRBoost Coeff2: SNRBoost coefficient 2
See the SNR Enhancement Using SNRBoost section.
Bits[3:0] Always write '0'
Register Address 3Fh (Default = 00h)
7 6 5 4 3 2 1 0
CUSTOM CUSTOM CUSTOM CUSTOM CUSTOM CUSTOM CUSTOM CUSTOM
PATTERN D10 PATTERN D9 PATTERN D8 PATTERN D7 PATTERN D6 PATTERN D5 PATTERN D4 PATTERN D3
Bits[7:0] CUSTOM PATTERN
These bits set the custom pattern.
Register Address 40h (Default = 00h)
7 6 5 4 3 2 1 0
CUSTOM CUSTOM CUSTOM
0 0 0 0 0
PATTERN D2 PATTERN D1 PATTERN D0
Bits[7:5] CUSTOM PATTERN
These bits set the custom pattern.
Bits[4:0] Always write '0'
26 Submit Documentation Feedback © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): ADS58B18 ADS58B19