Datasheet

TPS79601
LDO 3.3 V
To LVDS buffer for trigger
TPS79601
LDO Regultor
3.3 V
TPS79601
LDO 1.8 V
GND
5 V
J7
J8
D1
JP12
1
Analog 3.3 V
VDD
Digital
VDD
To ADC
JP14
1
Analog 1.8 V
VDD
To ADC
JP15
1
Analog
VDD
To ADC
JP13
1
To ADC
www.ti.com
Introduction
1.2 EVM Power Supply
Figure 2 illustrates the power supply options available on the EVM. Jumpers are used to choose the
power supply options, with the default jumper positions indicated by the darker portion of the jumper that
represents the presence of the jumper.
The EVM requires a 5-V input supply, input directly to the banana jack, J7. From the 5-V supply rail, linear
low dropout (LDO) regulators are used to generate the 1.8 V for the analog and digital supplies for the
ADS540x, the 3.3 V for the 3.3-V analog supply of the ADS540x, and the 3.3-V supply needed for an
LVDS buffer to buffer the optional trigger signal into the ADS540x.
Figure 2. Simplified EVM Power Supply
3
SLAU450July 2012 ADS540x and ADS54T0x Evaluation Module (EVM)
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated