Datasheet

36
35
34
33
32
31
30
29
28
27
26
25
DRGND
DRVDD
D0_D1_P
D0_D1_M
NC
NC
RESET
SCLK
SDATA
SEN
AVDD
AGND
D12_D13_P
VCM
D12_D13_M
AGND
D10_D11_P
INP
D10_D11_M
INM
D8_D9_P
AGND
D8_D9_M
AVDD
D6_D7_P
AGND
D6_D7_M
AVDD
D4_D5_P
AVDD_BUF
D4_D5_M
AVDD
D2_D3_P
RESERVED
D2_D3_M
AVDD
1
2
3
4
5
6
7
8
9
10
11
12
DRGND
DRVDD
OVR_SDOUT
CLKOUTM
CLKOUTP
DFS
OE
AVDD
AGND
CLKP
CLKM
AGND
48 47 46 45 44 43 42
41 40 39 38
13 14 15 16 17 18 19 20 21 22 23
37
24
ADS41B29
ADS41B49
www.ti.com SBAS486E – NOVEMBER 2009–REVISED JULY 2012
PIN CONFIGURATION (LVDS MODE)
RGZ PACKAGE
(1)
QFN-48
(TOP VIEW)
(1) The PowerPAD is connected to DRGND.
Figure 1. ADS41B49 LVDS Pinout
Copyright © 2009–2012, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): ADS41B29 ADS41B49