Datasheet

CLKOUT
Output
Data
Dn
(1)
Dn
CL MK
CL PK
Output
Clock
Input
Clock
Output
Data
Dn
(1)
Dn
t
START
CL MK
CL PK
Input
Clock
t
DV
t
SU
t
H
t
PDI
CLKOUTP
CLKOUTM
Output
DataPair
Dn
(1)
Dn+1
(1)
Dn_Dn+1_P
Dn_Dn+1_M
CL MK
CL PK
Output
Clock
Input
Clock
t
SU
t
H
t
SU
t
H
t
PDI
ADS41B29
ADS41B49
SBAS486E – NOVEMBER 2009–REVISED JULY 2012 www.ti.com
(1) Dn = bits D0, D2, D4, etc. Dn + 1 = Bits D1, D3, D5, etc.
Figure 6. LVDS Mode Timing
Dn = bits D0, D1, D2, etc.
Figure 7. CMOS Mode Timing
14 Submit Documentation Feedback Copyright © 2009–2012, Texas Instruments Incorporated
Product Folder Link(s): ADS41B29 ADS41B49