Datasheet

ADS4126
,
ADS4129
ADS4146
,
ADS4149
www.ti.com
SBAS483G NOVEMBER 2009REVISED JANUARY 2011
ELECTRICAL CHARACTERISTICS: ADS4126/ADS4129
Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain,
and DDR LVDS interface, unless otherwise noted. Minimum and maximum values are across the full temperature range:
T
MIN
= –40°C to T
MAX
= +85°C, AVDD = 1.8V, and DRVDD = 1.8V. Note that after reset, the device is in 0dB gain mode.
ADS4126 (160MSPS) ADS4129 (250MSPS)
PARAMETER TEST CONDITIONS MIN TYP MAX MIN TYP MAX UNIT
Resolution 12 12 Bits
f
IN
= 10MHz 70.2 69.8 dBFS
f
IN
= 70MHz 70 69.7 dBFS
SNR (signal-to-noise ratio), LVDS f
IN
= 100MHz 69.7 69.6 dBFS
f
IN
= 170MHz 66.5 69 65.8 69 dBFS
f
IN
= 300MHz 68 68 dBFS
f
IN
= 10MHz 70.1 69.7 dBFS
f
IN
= 70MHz 70 69.4 dBFS
SINAD (signal-to-noise and distortion ratio),
f
IN
= 100MHz 69.5 69.3 dBFS
LVDS
f
IN
= 170MHz 65.5 68.7 65.5 68.7 dBFS
f
IN
= 300MHz 67.3 66.8 dBFS
f
IN
= 10MHz 88 87 dBc
f
IN
= 70MHz 87 82 dBc
Spurious-free dynamic range SFDR f
IN
= 100MHz 86.3 81 dBc
f
IN
= 170MHz 72.5 82 70 80 dBc
f
IN
= 300MHz 77.5 75 dBc
f
IN
= 10MHz 87 85 dBc
f
IN
= 70MHz 85 80 dBc
Total harmonic distortion THD f
IN
= 100MHz 84 79 dBc
f
IN
= 170MHz 70 81 69 79 dBc
f
IN
= 300MHz 74.5 71.5 dBc
f
IN
= 10MHz 92 90 dBc
f
IN
= 70MHz 90 85 dBc
Second-harmonic distortion HD2 f
IN
= 100MHz 88 84 dBc
f
IN
= 170MHz 72.5 88 70 84 dBc
f
IN
= 300MHz 78 74 dBc
f
IN
= 10MHz 88 87 dBc
f
IN
= 70MHz 87 82 dBc
Third-harmonic distortion HD3 f
IN
= 100MHz 86 81 dBc
f
IN
= 170MHz 72.5 82 70 80 dBc
f
IN
= 300MHz 77 75 dBc
f
IN
= 10MHz 92 90 dBc
f
IN
= 70MHz 91 88 dBc
Worst spur
f
IN
= 100MHz 90 90 dBc
(other than second and third harmonics)
f
IN
= 170MHz 76 90 75 88 dBc
f
IN
= 300MHz 88 88 dBc
f
1
= 46MHz, f
2
= 50MHz,
–88 –88 dBFS
each tone at –7dBFS
Two-tone intermodulation
IMD
distortion
f
1
= 185MHz, f
2
= 190MHz,
–86 –86 dBFS
each tone at –7dBFS
Recovery to within 1% (of final
Clock
Input overload recovery value) for 6dB overload with 1 1
cycles
sine-wave input
For 100mV
PP
signal on AVDD
AC power-supply rejection ratio PSRR > 30 > 30 dB
supply, up to 10MHz
Effective number of bits ENOB f
IN
= 170MHz 11.2 11.2 LSBs
Differential nonlinearity DNL f
IN
= 170MHz –0.85 ±0.2 2.5 –0.95 ±0.2 2.5 LSBs
Integrated nonlinearity INL f
IN
= 170MHz ±0.25 3.5 ±0.5 5 LSBs
Copyright © 2009–2011, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): ADS4126 ADS4129 ADS4146 ADS4149