Datasheet
92
90
88
86
84
82
80
78
76
SFDR(dBc)
0.80 0.85
1.10
InputCommon-ModeVoltage(V)
0.90 0.95 1.051.00
75.0
74.5
74.0
73.5
73.0
72.5
72.0
71.5
71.0
SNR(dBFS)
SFDR
SNR
InputFrequency=40MHz
88
87
86
85
84
83
82
81
80
SFDR(dBc)
-40 -15 10
85
Temperature( C)°
35 60
f =40MHz
IN
AVDD=1.7V
AVDD=1.85V
AVDD=1.9V
AVDD=1.8V
AVDD=1.75V
74.0
73.5
73.0
72.5
72.0
71.5
71.0
SNR(dBFS)
-40 -15 10
85
Temperature( C)°
35 60
f =40MHz
IN
AVDD=1.7V
AVDD=1.85V
AVDD=1.8V,1.9V
AVDD=1.75V
89
88
87
86
85
84
83
SFDR(dBc)
1.70 1.75 1.80 1.85
1.90
DRVDDSupply(V)
SFDR
SNR
75.0
74.5
74.0
73.5
73.0
72.5
72.0
SNR(dBFS)
f =40MHz
IN
90
88
86
84
82
80
78
76
74
72
70
DifferentialClockAmplitude(V )
PP
0.15 2.60
SFDR(dBc)
0.750.37 1.00 1.25 1.60
74
73
72
71
70
69
68
67
66
65
64
SNR(dBFS)
SFDR(dBc)
SNR(dBFS)
2.402.201.90
InputFrequency=170MHz
89
88
87
86
85
84
83
SFDR(dBc)
1.70 1.75 1.80 1.85
1.90
DRVDDSupply(V)
SFDR
75.0
74.5
74.0
73.5
73.0
72.5
72.0
SNR(dBFS)
SNR
ADS4126
,
ADS4129
ADS4146
,
ADS4149
www.ti.com
SBAS483G – NOVEMBER 2009–REVISED JANUARY 2011
TYPICAL CHARACTERISTICS: ADS4149 (continued)
At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V
PP
differential clock
amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface,
and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PERFORMANCE vs INPUT COMMON-MODE VOLTAGE SFDR ACROSS TEMPERATURE vs AVDD SUPPLY
Figure 91. Figure 92.
SNR ACROSS TEMPERATURE vs AVDD SUPPLY PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE
Figure 93. Figure 94.
PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE
(CMOS) PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE
Figure 95. Figure 96.
Copyright © 2009–2011, Texas Instruments Incorporated Submit Documentation Feedback 49
Product Folder Link(s): ADS4126 ADS4129 ADS4146 ADS4149