Datasheet
t
SCLK
t
DSU
t
DH
t
SLOADS
t
SLOADH
SDATA
A7
A6 A5
A4 A1
A0
A2
A3
D7
D6 D5
D4 D1
D0
D2
D3
SCLK
SEN
RESET
RegisterAddress RegisterData
ADS4126
,
ADS4129
ADS4146
,
ADS4149
www.ti.com
SBAS483G – NOVEMBER 2009–REVISED JANUARY 2011
SERIAL INTERFACE
The analog-to-digital converter (ADC) has a set of internal registers that can be accessed by the serial interface
formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDATA (serial interface data)
pins. Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA are latched at every
falling edge of SCLK when SEN is active (low). The serial data are loaded into the register at every 16th SCLK
falling edge when SEN is low. In case the word length exceeds a multiple of 16 bits, the excess bits are ignored.
Data can be loaded in multiples of 16-bit words within a single active SEN pulse. The first eight bits form the
register address and the remaining eight bits are the register data. The interface can work with SCLK frequency
from 20MHz down to very low speeds (a few Hertz) and also with non-50% SCLK duty cycle.
Register Initialization
After power-up, the internal registers must be initialized to the default values. This initialization can be
accomplished in one of two ways:
1. Either through hardware reset by applying a high pulse on RESET pin (of width greater than 10ns), as shown
in Figure 12; or
2. By applying a software reset. When using the serial interface, set the RESET bit (D7 in register 00h) high.
This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In
this case, the RESET pin is kept low.
Figure 12. Serial Interface Timing
SERIAL INTERFACE TIMING CHARACTERISTICS
Typical values at +25°C, minimum and maximum values across the full temperature range: T
MIN
= –40°C to T
MAX
= +85°C,
AVDD = 1.8V, and DRVDD = 1.8V, unless otherwise noted.
PARAMETER MIN TYP MAX UNIT
f
SCLK
SCLK frequency (equal to 1/t
SCLK
) > dc 20 MHz
t
SLOADS
SEN to SCLK setup time 25 ns
t
SLOADH
SCLK to SEN hold time 25 ns
t
DSU
SDATA setup time 25 ns
t
DH
SDATA hold time 25 ns
Copyright © 2009–2011, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Link(s): ADS4126 ADS4129 ADS4146 ADS4149